

# 6800 instruction set (*6800 assembler*)

## Alphabet listing of instructions

ABA	BGE	BPL	CLV	INC	NEG	SBA	SWI
ADC	BGT	BRA	CMP	INS	NOP	SBC	TAB
ADD	BHI	BSR	COM	INX	ORA	SEC	TAP
AND	BIT	BVC	CPX	JMP	PSH	SEI	TBA
ASL	BLE	BVS	DAA	JSR	PUL	SEV	TPA
ASR	BLS	CBA	DEC	LDA	ROL	STA	TST
BCC	BLT	CLC	DES	LDS	ROR	STS	TSX
BCS	BMI	CLI	DEX	LDX	RTI	STX	TXS
BEQ	BNE	CLR	EOR	LSR	RTS	SUB	WAI

## Decoding table

MSB \ LSB	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		<u>NOP</u> (INH)					<u>TAP</u> (INH)	<u>TPA</u> (INH)	<u>INX</u> (INH)	<u>DEX</u> (INH)	<u>CLV</u> (INH)	<u>SEV</u> (INH)	<u>CLC</u> (INH)	<u>SEC</u> (INH)	<u>CLI</u> (INH)	<u>SEI</u> (INH)
1	<u>SBA</u> (INH)	<u>CBA</u> (INH)					<u>TAB</u> (INH)	<u>TBA</u> (INH)		<u>DAA</u> (INH)		<u>ABA</u> (ACC)				
2	<u>BRA</u> (REL)		<u>BHI</u> (REL)	<u>BLS</u> (REL)	<u>BCC</u> (REL)	<u>BCS</u> (REL)	<u>BNE</u> (REL)	<u>BEQ</u> (REL)	<u>BVC</u> (REL)	<u>BVS</u> (REL)	<u>BPL</u> (REL)	<u>BMI</u> (REL)	<u>BGE</u> (REL)	<u>BLT</u> (REL)	<u>BGT</u> (REL)	<u>BLE</u> (REL)
3	<u>TSX</u> (INH)	<u>INS</u> (INH)	<u>PUL A</u> (ACC)	<u>PUL B</u> (ACC)	<u>DES</u> (INH)	<u>TXS</u> (INH)	<u>PSH A</u> (ACC)	<u>PSH B</u> (ACC)		<u>RTS</u> (INH)		<u>RTI</u> (INH)			<u>WAI</u> (INH)	<u>SWI</u> (INH)
4	<u>NEG A</u> (ACC)			<u>COM A</u> (ACC)	<u>LSR A</u> (ACC)		<u>ROR A</u> (ACC)	<u>ASR A</u> (ACC)	<u>ASL A</u> (ACC)	<u>ROL A</u> (ACC)	<u>DEC A</u> (ACC)		<u>INC A</u> (ACC)	<u>TST A</u> (ACC)		<u>CLR A</u> (ACC)
5	<u>NEG B</u> (ACC)			<u>COM B</u> (ACC)	<u>LSR B</u> (ACC)		<u>ROR B</u> (ACC)	<u>ASR B</u> (ACC)	<u>ASL B</u> (ACC)	<u>ROL B</u> (ACC)	<u>DEC B</u> (ACC)		<u>INC B</u> (ACC)	<u>TST B</u> (ACC)		<u>CLR B</u> (ACC)
6	<u>NEG</u> (DX)			<u>COM</u> (DX)	<u>LSR</u> (DX)		<u>ROR</u> (DX)	<u>ASR</u> (DX)	<u>ASL</u> (DX)	<u>ROL</u> (DX)	<u>DEC</u> (DX)		<u>INC</u> (DX)	<u>TST</u> (DX)	<u>JMP</u> (DX)	<u>CLR</u> (DX)
7	<u>NEG</u> (EXT)			<u>COM</u> (EXT)	<u>LSR</u> (EXT)		<u>ROR</u> (EXT)	<u>ASR</u> (EXT)	<u>ASL</u> (EXT)	<u>ROL</u> (EXT)	<u>DEC</u> (EXT)		<u>INC</u> (EXT)	<u>TST</u> (EXT)	<u>JMP</u> (EXT)	<u>CLR</u> (EXT)
8	<u>SUB A</u> (IMM)	<u>CMP A</u> (IMM)	<u>SBC A</u> (IMM)		<u>AND A</u> (IMM)	<u>BIT A</u> (IMM)	<u>LDA A</u> (IMM)		<u>EOR A</u> (IMM)	<u>ADC A</u> (IMM)	<u>ORA A</u> (IMM)	<u>ADD A</u> (IMM)	<u>CPX A</u> (IMM)	<u>BSR</u> (REL)	<u>LDS</u> (IMM)	
9	<u>SUB A</u> (DIR)	<u>CMP A</u> (DIR)	<u>SBC A</u> (DIR)		<u>AND A</u> (DIR)	<u>BIT A</u> (DIR)	<u>LDA A</u> (DIR)	<u>STA A</u> (DIR)	<u>EOR A</u> (DIR)	<u>ADC A</u> (DIR)	<u>ORA A</u> (DIR)	<u>ADD A</u> (DIR)	<u>CPX A</u> (DIR)		<u>LDS</u> (DIR)	<u>STS</u> (DIR)
A	<u>SUB A</u> (IDX)	<u>CMP A</u> (IDX)	<u>SBC A</u> (IDX)		<u>AND A</u> (IDX)	<u>BIT A</u> (IDX)	<u>LDA A</u> (IDX)	<u>STA A</u> (IDX)	<u>EOR A</u> (IDX)	<u>ADC A</u> (IDX)	<u>ORA A</u> (IDX)	<u>ADD A</u> (IDX)	<u>CPX A</u> (IDX)	<u>JSR</u> (IDX)	<u>LDS</u> (IDX)	<u>STS</u> (IDX)
B	<u>SUB A</u> (EXT)	<u>CMP A</u> (EXT)	<u>SBC A</u> (EXT)		<u>AND A</u> (EXT)	<u>BIT A</u> (EXT)	<u>LDA A</u> (EXT)	<u>STA A</u> (EXT)	<u>EOR A</u> (EXT)	<u>ADC A</u> (EXT)	<u>ORA A</u> (EXT)	<u>ADD A</u> (EXT)	<u>CPX A</u> (EXT)	<u>JSR</u> (EXT)	<u>LDS</u> (EXT)	<u>STS</u> (EXT)
C	<u>SUB B</u> (IMM)	<u>CMP B</u> (IMM)	<u>SBC B</u> (IMM)		<u>AND B</u> (IMM)	<u>BIT B</u> (IMM)	<u>LDA B</u> (IMM)		<u>EOR B</u> (IMM)	<u>ADC B</u> (IMM)	<u>ORA B</u> (IMM)	<u>ADD B</u> (IMM)			<u>LDX</u> (IMM)	
D	<u>SUB B</u> (DIR)	<u>CMP B</u> (DIR)	<u>SBC B</u> (DIR)		<u>AND B</u> (DIR)	<u>BIT B</u> (DIR)	<u>LDA B</u> (DIR)	<u>STA B</u> (DIR)	<u>EOR B</u> (DIR)	<u>ADC B</u> (DIR)	<u>ORA B</u> (DIR)	<u>ADD B</u> (DIR)			<u>LDX</u> (DIR)	<u>STX</u> (DIR)
E	<u>SUB B</u> (IDX)	<u>CMP B</u> (IDX)	<u>SBC B</u> (IDX)		<u>AND B</u> (IDX)	<u>BIT B</u> (IDX)	<u>LDA B</u> (IDX)	<u>STA B</u> (IDX)	<u>EOR B</u> (IDX)	<u>ADC B</u> (IDX)	<u>ORA B</u> (IDX)	<u>ADD B</u> (IDX)			<u>LDX</u> (IDX)	<u>STX</u> (IDX)
F	<u>SUB B</u> (EXT)	<u>CMP B</u> (EXT)	<u>SBC B</u> (EXT)		<u>AND B</u> (EXT)	<u>BIT B</u> (EXT)	<u>LDA B</u> (EXT)	<u>STA B</u> (EXT)	<u>EOR B</u> (EXT)	<u>ADC B</u> (EXT)	<u>ORA B</u> (EXT)	<u>ADD B</u> (EXT)			<u>LDX</u> (EXT)	<u>STX</u> (EXT)

## Abbreviations:

### 6800 Addressing modes:

#### ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

**Ex:** **ABA** adds the contents of accumulators and stores the result in accumulator A

#### IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions.

**Ex:** **LDAA #\$25** loads the number (25)<sub>H</sub> into accumulator A

#### DIR - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e, locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

**Ex:** **LDAA \$25** loads the contents of the memory address (25)<sub>H</sub> into accumulator A

#### EXT - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

**Ex:** **LDAA \$1000** loads the contents of the memory address (1000)<sub>H</sub> into accumulator A

#### IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

**Ex:** **LDX #\$1000** or **LDAA \$10,X**

Initially, LDX #\$1000 instruction loads 1000<sub>H</sub> to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address (10)<sub>H</sub> + X = 1010<sub>H</sub> into accumulator A.

#### INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e, stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1 byte instructions.

**Ex:** **INX** increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

**INCA** increases the contents of the accumulator A by one.

**DECB** decreases the contents of the accumulator B by one.

#### REL - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions.

**Ex:**

PC	Hex	Label	Instruction
0009	2004		BRA 0FH

### The registers:

<b>A,B</b>	Accumulator
<b>X</b>	Index register
<b>PC</b>	Program Counter
<b>SP</b>	Stack Pointer
<b>SR</b>	Status register

### Statuses shown:

<b>C</b>	Carry status
<b>Z</b>	Zero status
<b>S</b>	Sign status
<b>O</b>	Overflow status
<b>I</b>	Interrupt Mask status
<b>Ac</b>	Auxiliary Carry status

### Symbols in the STATUSES column:

(blank)	operation does not affect status
x	operation affects status
0	flag is cleared by the operation
1	flag is set by the operation

**data8** 8-bit immediate data

**data16** 16-bit immediate data

**addr8** 8-bit direct address

**addr16** 16-bit extended address

**disp** 8-bit signed address displacement

**(HI)** bits 15-8 from 16bit value

**(LQ)** bits 7-0 from 16bit value

**[...]** content of ...

**[[...]]** implied addressing (content of [content of ...])

▲ Logical AND

▼ Logical OR

■ Logical Exclusive-OR

← Data is transferred in the direction of the arrow

MNEMO	SYNTAX	MODE	BYTES	CODE	CYCLES	C	Z	S	O	A <sub>c</sub>	I	SYMBOLIC OPERATION	DESCRIPTION
ABA	ABA	<u>ACC</u>	1	\$1B	2	x	x	x	x	x	-	$[A] \leftarrow [A] + [B]$	Add <u>B</u> to <u>A</u>
ADC	ADC <u>A</u> #data8	<u>IMM</u>	2	\$89	2	x	x	x	x	x	-	$[A] \leftarrow [A] + \text{data8} + C$	Add contents of Memory + Carry Flag to Accumulator
	ADC <u>A</u> addr8	<u>DIR</u>	2	\$99	3							$[A] \leftarrow [A] + [\text{addr8}] + C$	
	ADC <u>A</u> data8,X	<u>IDX</u>	2	\$A9	5							$[A] \leftarrow [A] + [\text{data8} + [X]] + C$	
	ADC <u>A</u> addr16	<u>EXT</u>	3	\$B9	4							$[A] \leftarrow [A] + [\text{addr16}] + C$	
	ADC <u>B</u> #data8	<u>IMM</u>	2	\$C9	2							$[B] \leftarrow [B] + \text{data8} + C$	
	ADC <u>B</u> addr8	<u>DIR</u>	2	\$D9	3							$[B] \leftarrow [B] + [\text{addr8}] + C$	
	ADC <u>B</u> data8,X	<u>IDX</u>	2	\$E9	5							$[B] \leftarrow [B] + [\text{data8} + [X]] + C$	
	ADC <u>B</u> addr16	<u>EXT</u>	3	\$F9	4							$[B] \leftarrow [B] + [\text{addr16}] + C$	
ADD	ADD <u>A</u> #data8	<u>IMM</u>	2	\$8B	2	x	x	x	x	x	-	$[A] \leftarrow [A] + \text{data8}$	Add Memory contents to the Accumulator
	ADD <u>A</u> addr8	<u>DIR</u>	2	\$9B	3							$[A] \leftarrow [A] + [\text{addr8}]$	
	ADD <u>A</u> data8,X	<u>IDX</u>	2	\$AB	5							$[A] \leftarrow [A] + [\text{data8} + [X]]$	
	ADD <u>A</u> addr16	<u>EXT</u>	3	\$BB	4							$[A] \leftarrow [A] + [\text{addr16}]$	
	ADD <u>B</u> #data8	<u>IMM</u>	2	\$CB	2							$[B] \leftarrow [B] + \text{data8}$	
	ADD <u>B</u> addr8	<u>DIR</u>	2	\$DB	3							$[B] \leftarrow [B] + [\text{addr8}]$	
	ADD <u>B</u> data8,X	<u>IDX</u>	2	\$EB	5							$[B] \leftarrow [B] + [\text{data8} + [X]]$	
	ADD <u>B</u> addr16	<u>EXT</u>	3	\$FB	4							$[B] \leftarrow [B] + [\text{addr16}]$	
AND	AND <u>A</u> #data8	<u>IMM</u>	2	\$84	2	-	x	x	0	-	-	$[A] \leftarrow [A] \wedge \text{data8}$	Memory contents AND the Accumulator to the Accumulator
	AND <u>A</u> addr8	<u>DIR</u>	2	\$94	3							$[A] \leftarrow [A] \wedge [\text{addr8}]$	
	AND <u>A</u> data8,X	<u>IDX</u>	2	\$A4	5							$[A] \leftarrow [A] \wedge [\text{data8} + [X]]$	
	AND <u>A</u> addr16	<u>EXT</u>	3	\$B4	4							$[A] \leftarrow [A] \wedge [\text{addr16}]$	
	AND <u>B</u> #data8	<u>IMM</u>	2	\$C4	2							$[B] \leftarrow [B] \wedge \text{data8}$	
	AND <u>B</u> addr8	<u>DIR</u>	2	\$D4	3							$[B] \leftarrow [B] \wedge [\text{addr8}]$	
	AND <u>B</u> data8,X	<u>IDX</u>	2	\$E4	5							$[B] \leftarrow [B] \wedge [\text{data8} + [X]]$	
	AND <u>B</u> addr16	<u>EXT</u>	3	\$F4	4							$[B] \leftarrow [B] \wedge [\text{addr16}]$	
ASL	ASL <u>A</u>	<u>ACC</u>	1	\$48	2	x	x	x	x	-	-	$C \leftarrow \boxed{7} \boxed{6} \boxed{5} \boxed{4} \boxed{3} \boxed{2} \boxed{1} \boxed{0} \leftarrow 0$	Arithmetic Shift Left. Bit 0 is set to 0. (multiplying by two)
	ASL <u>B</u>	<u>ACC</u>	1	\$58	2								
	ASL data8,X	<u>IDX</u>	2	\$68	7								
	ASL addr16	<u>EXT</u>	3	\$78	6								
ASR	ASR <u>A</u>	<u>ACC</u>	1	\$47	2	x	x	x	x	-	-	$\boxed{7} \boxed{6} \boxed{5} \boxed{4} \boxed{3} \boxed{2} \boxed{1} \boxed{0} \rightarrow C$	Arithmetic Shift Right. Bit 7 stays the same.
	ASR <u>B</u>	<u>ACC</u>	1	\$57	2								
	ASR data8,X	<u>IDX</u>	2	\$67	7								
	ASR addr16	<u>EXT</u>	3	\$77	6								
BCC	BCC disp	<u>REL</u>	2	\$24	4	-	-	-	-	-	-	$(C == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if carry clear
BCS	BCS disp	<u>REL</u>	2	\$25	4	-	-	-	-	-	-	$(C == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if carry set
BEQ	BEQ disp	<u>REL</u>	2	\$27	4	-	-	-	-	-	-	$(Z == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if equal to zero
BGE	BGE disp	<u>REL</u>	2	\$2C	4	-	-	-	-	-	-	$(S \geq O == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if greater than or equal to zero
BGT	BGT disp	<u>REL</u>	2	\$2E	4	-	-	-	-	-	-	$(Z \vee (S \geq O) == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if greater than zero
BHI	BHI disp	<u>REL</u>	2	\$22	4	-	-	-	-	-	-	$(C \vee Z == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if Accumulator contents higher than comparand
BIT	BIT <u>A</u> #data8	<u>IMM</u>	2	\$85	2	-	x	x	0	-	-	$[A] \wedge \text{data8}$	Memory contents AND the Accumulator, but only Status register is affected.
	BIT <u>A</u> addr8	<u>DIR</u>	2	\$95	3							$[A] \wedge [\text{addr8}]$	
	BIT <u>A</u> data8,X	<u>IDX</u>	2	\$A5	5							$[A] \wedge [\text{data8} + [X]]$	
	BIT <u>A</u> addr16	<u>EXT</u>	3	\$B5	4							$[A] \wedge [\text{addr16}]$	
	BIT <u>B</u> #data8	<u>IMM</u>	2	\$C5	2							$[B] \wedge \text{data8}$	
	BIT <u>B</u> addr8	<u>DIR</u>	2	\$D5	3							$[B] \wedge [\text{addr8}]$	
	BIT <u>B</u> data8,X	<u>IDX</u>	2	\$E5	5							$[B] \wedge [\text{data8} + [X]]$	
	BIT <u>B</u> addr16	<u>EXT</u>	3	\$F5	4							$[B] \wedge [\text{addr16}]$	
BLE	BLE disp	<u>REL</u>	2	\$2F	4	-	-	-	-	-	-	$(Z \vee (S \geq O) == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if less than or equal to zero
BLS	BLS disp	<u>REL</u>	2	\$23	4	-	-	-	-	-	-	$(C \vee Z == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if Accumulator contents less than or same as comparand
BLT	BLT disp	<u>REL</u>	2	\$2D	4	-	-	-	-	-	-	$(S \geq O == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if less than zero
BMI	BMI disp	<u>REL</u>	2	\$2B	4	-	-	-	-	-	-	$(S == 1) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if minus
BNE	BNE disp	<u>REL</u>	2	\$26	4	-	-	-	-	-	-	$(Z == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if not equal to zero
BPL	BPL disp	<u>REL</u>	2	\$2A	4	-	-	-	-	-	-	$(S == 0) ?$ $\{[PC] \leftarrow [PC] + \text{disp} + 2\}$	Branch if plus
BRA	BRA disp	<u>REL</u>	2	\$20	4	-	-	-	-	-	-	$[PC] \leftarrow [PC] + \text{disp} + 2$	Unconditional branch relative to present Program Counter contents.

BSR	BSR disp	REL	2	\$8D	8	-	-	-	-	-	-	[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← [PC] + disp + 2	Unconditional branch to subroutine located relative to present Program Counter contents.
BVC	BVC disp	REL	2	\$28	4	-	-	-	-	-	-	(O == 0) ? {[PC] ← [PC] + disp + 2}	Branch if overflow clear
BVS	BVS disp	REL	2	\$29	4	-	-	-	-	-	-	(O == 1) ? {[PC] ← [PC] + disp + 2}	Branch if overflow set
CBA	CBA	INH	1	\$11	2	x	x	x	x	-	-	[A] - [B]	Compare contents of Accumulators A and B. Only the Status register is affected.
CLC	CLC	INH	1	\$0C	2	0	-	-	-	-	-	C ← 0	Clear the Carry Flag
CLI	CLI	INH	1	\$0E	2	-	-	-	-	-	0	I ← 0	Clear the Interrupt flag to enable interrupts
CLR	CLR A	ACC	1	\$4F	2	0	1	0	0	-	-	[A] ← 0	Clear the Accumulator
	CLR B	ACC	1	\$5F	2							[B] ← 0	
	CLR data8,X	IDX	2	\$6F	7							[data8 + [X]] ← 0	Clear the Memory location
	CLR addr16	EXT	3	\$7F	6							[addr16] ← 0	
CLV	CLV	INH	1	\$0A	2	-	-	-	0	-	-	O ← 0	Clear the Overflow flag
CMP	CMP A #data8	IMM	2	\$81	2	x	x	x	x	-	-	[A] - data8	Compare the contents of Memory and Accumulator. Only the Status register is affected.
	CMP A addr8	DIR	2	\$91	3							[A] - [addr8]	
	CMP A data8,X	IDX	2	\$A1	5							[A] - [data8 + [X]]	
	CMP A addr16	EXT	3	\$B1	4							[A] - [addr16]	
	CMP B #data8	IMM	2	\$C1	2							[B] - data8	
	CMP B addr8	DIR	2	\$D1	3							[B] - [addr8]	
	CMP B data8,X	IDX	2	\$E1	5							[B] - [data8 + [X]]	
	CMP B addr16	EXT	3	\$F1	4							[B] - [addr16]	
COM	COM A	ACC	1	\$43	2	1	x	x	0	-	-	[A] ← \$FF - [A]	Complement the Accumulator
	COM B	ACC	1	\$53	2							[B] ← \$FF - [B]	Complement the Memory Location
	COM data8,X	IDX	2	\$63	7							[data8 + [X]] ← \$FF - [data8 + [X]]	
	COM addr16	EXT	3	\$73	6							[addr16] ← \$FF - [addr16]	
CPX	CPX addr8	DIR	2	\$9C	4	-	x	x	x	-	-	[X(HI)] - [addr8], [X(LO)] - [addr8 + 1]	Compare the contents of Memory to the Index Register X
	CPX data8,X	IDX	2	\$AC	6							[X(HI)] - [data8 + [X]], [X(LO)] - [data8 + [X] + 1]	
	CPX #data16	IMM	3	\$8C	3							[X(HI)] - data16(HI), [X(LO)] - data16(LO)	
	CPX addr16	EXT	3	\$BC	5							[X(HI)] - [addr16(HI)], [X(LO)] - [addr16(LO)]	
DAA	DAA	INH	1	\$19	2	x	x	x	x	-	-		Decimal Adjust Accumulator A
DEC	DEC A	ACC	1	\$4A	2	-	x	x	x	-	-	[A] ← [A] - 1	Decrement the Accumulator
	DEC B	ACC	1	\$5A	2							[B] ← [B] - 1	Decrement the Memory Location
	DEC data8,X	IDX	2	\$6A	7							[data8 + [X]] ← [data8 + [X]] - 1	
	DEC addr16	EXT	3	\$7A	6							[addr16] ← [addr16] - 1	
DES	DES	INH	1	\$34	4	-	-	-	-	-	-	[SP] ← [SP] - 1	Decrement the Stack Pointer
DEX	DEX	INH	1	\$09	4	-	x	-	-	-	-	[X] ← [X] - 1	Decrement the Index Register X
EOR	EOR A #data8	IMM	2	\$88	2	-	x	x	0	-	-	[A] ← [A] ∨ data8	Memory contents EXCLUSIVE OR the Accumulator
	EOR A addr8	DIR	2	\$98	3							[A] ← [A] ∨ [addr8]	
	EOR A data8,X	IDX	2	\$A8	5							[A] ← [A] ∨ [data8 + [X]]	
	EOR A addr16	EXT	3	\$B8	4							[A] ← [A] ∨ [addr16]	
	EOR B #data8	IMM	2	\$C8	2							[B] ← [B] ∨ data8	
	EOR B addr8	DIR	2	\$D8	3							[B] ← [B] ∨ [addr8]	
	EOR B data8,X	IDX	2	\$E8	5							[B] ← [B] ∨ [data8 + [X]]	
	EOR B addr16	EXT	3	\$F8	4							[B] ← [B] ∨ [addr16]	
INC	INC A	ACC	1	\$4C	2	-	x	x	x	-	-	[A] ← [A] + 1	Increment the Accumulator
	INC B	ACC	1	\$5C	2							[B] ← [B] + 1	Increment the Memory Location
	INC data8,X	IDX	2	\$6C	7							[data8 + [X]] ← [data8 + [X]] + 1	
	INC addr16	EXT	3	\$7C	6							[addr16] ← [addr16] + 1	
INS	INS	INH	1	\$31	4	-	-	-	-	-	-	[SP] ← [SP] + 1	Increment the Stack Pointer
INX	INX	INH	1	\$08	4	-	x	-	-	-	-	[X] ← [X] + 1	Increment the Index Register X
JMP	JMP data8,X	IDX	2	\$6E	4	-	-	-	-	-	-	[PC] ← data8 + [X]	Jump
	JMP addr16	EXT	3	\$7E	3							[PC] ← addr16	
JSR	JSR data8,X	IDX	2	\$AD	8	-	-	-	-	-	-	[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← data8 + [X]	Jump to Subroutine
	JSR addr16	EXT	3	\$BD	9							[[SP]] ← [PC(LO)], [[SP] - 1] ← [PC(HI)], [SP] ← [SP] - 2, [PC] ← addr16	

LDA	LDA A #data8	IMM	2	\$86	2	-	x	x	0	-	-	$[A] \leftarrow \text{data8}$	Load Accumulator from Memory
	LDA A addr8	DIR	2	\$96	3							$[A] \leftarrow [\text{addr8}]$	
	LDA A data8,X	IDX	2	\$A6	5							$[A] \leftarrow [\text{data8} + [X]]$	
	LDA A addr16	EXT	3	\$B6	4							$[A] \leftarrow [\text{addr16}]$	
	LDA B #data8	IMM	2	\$C6	2							$[B] \leftarrow \text{data8}$	
	LDA B addr8	DIR	2	\$D6	3							$[B] \leftarrow [\text{addr8}]$	
	LDA B data8,X	IDX	2	\$E6	5							$[B] \leftarrow [\text{data8} + [X]]$	
	LDA B addr16	EXT	3	\$F6	4							$[B] \leftarrow [\text{addr16}]$	
LDS	LDS addr8	DIR	2	\$9E	4	-	x	x	0	-	-	$[SP(HI)] \leftarrow [\text{addr8}],$ $[SP(LO)] \leftarrow [\text{addr8} + 1]$	Load the Stack Pointer
	LDS data8,X	IDX	2	\$AE	6							$[SP(HI)] \leftarrow [\text{data8} + [X]],$ $[SP(LO)] \leftarrow [\text{data8} + [X] + 1]$	
	LDS #data16	IMM	3	\$8E	3							$[SP(HI)] \leftarrow \text{data16}(HI),$ $[SP(LO)] \leftarrow \text{data16}(LO)$	
	LDS addr16	EXT	3	\$BE	5							$[SP(HI)] \leftarrow [\text{addr16}(HI)],$ $[SP(LO)] \leftarrow [\text{addr16}(LO)]$	
LDX	LDX addr8	DIR	2	\$DE	4	-	x	x	0	-	-	$[X(HI)] \leftarrow [\text{addr8}],$ $[X(LO)] \leftarrow [\text{addr8} + 1]$	Load the Index Register
	LDX data8,X	IDX	2	\$EE	6							$[X(HI)] \leftarrow [\text{data8} + [X]],$ $[X(LO)] \leftarrow [\text{data8} + [X] + 1]$	
	LDX #data16	IMM	3	\$CE	3							$[X(HI)] \leftarrow \text{data16}(HI),$ $[X(LO)] \leftarrow \text{data16}(LO)$	
	LDX addr16	EXT	3	\$FE	5							$[X(HI)] \leftarrow [\text{addr16}(HI)],$ $[X(LO)] \leftarrow [\text{addr16}(LO)]$	
LSR	LSR A	ACC	1	\$44	2	x	x	0	x	-	-	$0 \rightarrow \boxed{7\ 6\ 5\ 4\ 3\ 2\ 1\ 0} \rightarrow C$	Logical Shift Right. Bit 7 is set to 0. (dividing by two)
	LSR B	ACC	1	\$54	2								
	LSR data8,X	IDX	2	\$64	7								
	LSR addr16	EXT	3	\$74	6								
NEG	NEG A	ACC	1	\$40	2	x	x	x	x	-	-	$[A] \leftarrow 0 - [A]$	Negate the Accumulator
	NEG B	ACC	1	\$50	2							$[B] \leftarrow 0 - [B]$	
	NEG data8,X	IDX	2	\$60	7							$[\text{data8} + [X]] \leftarrow 0 - [\text{data8} + [X]]$	Negate the Memory Location
	NEG addr16	EXT	3	\$70	6							$[\text{addr16}] \leftarrow 0 - [\text{addr16}]$	
NOP	NOP	INH	1	\$01	2	-	-	-	-	-	-		No Operation
ORA	ORA A #data8	IMM	2	\$8A	2	-	x	x	0	-	-	$[A] \leftarrow [A] \vee \text{data8}$	OR the Accumulator
	ORA A addr8	DIR	2	\$9A	3							$[A] \leftarrow [A] \vee [\text{addr8}]$	
	ORA A data8,X	IDX	2	\$AA	5							$[A] \leftarrow [A] \vee [\text{data8} + [X]]$	
	ORA A addr16	EXT	3	\$BA	4							$[A] \leftarrow [A] \vee [\text{addr16}]$	
	ORA B #data8	IMM	2	\$CA	2							$[B] \leftarrow [B] \vee \text{data8}$	
	ORA B addr8	DIR	2	\$DA	3							$[B] \leftarrow [B] \vee [\text{addr8}]$	
	ORA B data8,X	IDX	2	\$EA	5							$[B] \leftarrow [B] \vee [\text{data8} + [X]]$	
	ORA B addr16	EXT	3	\$FA	4							$[B] \leftarrow [B] \vee [\text{addr16}]$	
PSH	PSH A	ACC	1	\$36	4	-	-	-	-	-	-	$[[SP]] \leftarrow [A], [SP] \leftarrow [SP] - 1$	Push Accumulator onto the Stack
	PSH B	ACC	1	\$37	4							$[[SP]] \leftarrow [B],$ $[SP] \leftarrow [SP] - 1$	
PUL	PUL A	ACC	1	\$32	4	-	-	-	-	-	-	$[SP] \leftarrow [SP] + 1, [A] \leftarrow [[SP]]$	Pull Data from Stack to Accumulator
	PUL B	ACC	1	\$33	4							$[SP] \leftarrow [SP] + 1,$ $[B] \leftarrow [[SP]]$	
ROL	ROL A	ACC	1	\$49	2	x	x	x	x	-	-	$C \leftarrow \boxed{7\ 6\ 5\ 4\ 3\ 2\ 1\ 0} \leftarrow C$	Rotate left through Carry.
	ROL B	ACC	1	\$59	2								
	ROL data8,X	IDX	2	\$69	7								
	ROL addr16	EXT	3	\$79	6								
ROR	ROR A	ACC	1	\$46	2	x	x	x	x	-	-	$C \rightarrow \boxed{7\ 6\ 5\ 4\ 3\ 2\ 1\ 0} \rightarrow C$	Rotate right through Carry.
	ROR B	ACC	1	\$56	2								
	ROR data8,X	IDX	2	\$66	7								
	ROR addr16	EXT	3	\$76	6								
RTI	RTI	INH	1	\$3B	10	x	x	x	x	x	x	$[SR] \leftarrow [[SP] + 1],$ $[B] \leftarrow [[SP] + 2],$ $[A] \leftarrow [[SP] + 3],$ $[X(HI)] \leftarrow [[SP] + 4],$ $[X(LO)] \leftarrow [[SP] + 5],$ $[PC(HI)] \leftarrow [[SP] + 6],$ $[PC(LO)] \leftarrow [[SP] + 7],$ $[SP] \leftarrow [SP] + 7$	Return from interrupt. Put registers from Stack and increment Stack Pointer.
RTS	RTS	INH	1	\$39	5	-	-	-	-	-	-	$[PC(HI)] \leftarrow [[SP] + 1],$ $[PC(LO)] \leftarrow [[SP] + 2],$ $[SP] \leftarrow [SP] + 2$	Return from subroutine. Pull PC from top of Stack and increment Stack Pointer.
SBA	SBA	INH	1	\$10	2	x	x	x	x	-	-	$[A] \leftarrow [A] - [B]$	Subtract contents of Accumulator B from those of Accumulator A.
SBC	SBC A #data8	IMM	2	\$82	2	x	x	x	x	-	-	$[A] \leftarrow [A] - \text{data8} - C$	Subtract Mem and Carry Flag from Accumulator
	SBC A addr8	DIR	2	\$92	3							$[A] \leftarrow [A] - [\text{addr8}] - C$	
	SBC A data8,X	IDX	2	\$A2	5							$[A] \leftarrow [A] - [\text{data8} + [X]] - C$	
	SBC A addr16	EXT	3	\$B2	4							$[A] \leftarrow [A] - [\text{addr16}] - C$	

	SBC B #data8	IMM	2	\$C2	2							$[B] \leftarrow [B] - \text{data8} - C$	
	SBC B addr8	DIR	2	\$D2	3							$[B] \leftarrow [B] - [\text{addr8}] - C$	
	SBC B data8,X	IDX	2	\$E2	5							$[B] \leftarrow [B] - [\text{data8} + [X]] - C$	
	SBC B addr16	EXT	3	\$F2	4							$[B] \leftarrow [B] - [\text{addr16}] - C$	
SEC	SEC	INH	1	\$0D	2	1	-	-	-	-	-	$C \leftarrow 1$	Set the Carry Flag
SEI	SEI	INH	1	\$0F	2	-	-	-	-	-	1	$I \leftarrow 1$	Set the Interrupt Flag to disable interrupts
SEV	SEV	INH	1	\$0B	2	-	-	-	1	-	-	$O \leftarrow 1$	Set the Overflow Flag
STA	STA A addr8	DIR	2	\$97	4	-	x	x	0	-	-	$[\text{addr8}] \leftarrow [A]$	Store Accumulator in Memory
	STA A data8,X	IDX	2	\$A7	6							$[\text{data8} + [X]] \leftarrow [A]$	
	STA A addr16	EXT	3	\$B7	5							$[\text{addr16}] \leftarrow [A]$	
	STA B addr8	DIR	2	\$D7	4							$[\text{addr8}] \leftarrow [B]$	
	STA B data8,X	IDX	2	\$E7	6							$[\text{data8} + [X]] \leftarrow [B]$	
	STA B addr16	EXT	3	\$F7	5							$[\text{addr16}] \leftarrow [B]$	
STS	STS addr8	DIR	2	\$9F	5	-	x	x	0	-	-	$[\text{addr8}] \leftarrow [\text{SP(HI)}],$ $[\text{addr8} + 1] \leftarrow [\text{SP(LO)}]$	Store the Stack Pointer
	STS data8,X	IDX	2	\$AF	7							$[\text{data8} + [X]] \leftarrow [\text{SP(HI)}],$ $[\text{data8} + [X] + 1] \leftarrow [\text{SP(LO)}]$	
	STS addr16	EXT	3	\$BF	6							$[\text{addr16(HI)}] \leftarrow [\text{SP(HI)}],$ $[\text{addr16(LO)}] \leftarrow [\text{SP(LO)}]$	
STX	STX addr8	DIR	2	\$DF	5	-	x	x	0	-	-	$[\text{addr8}] \leftarrow [X(\text{HI})],$ $[\text{addr8} + 1] \leftarrow [X(\text{LO})]$	Store the Index Register X
	STX data8,X	IDX	2	\$EF	7							$[\text{data8} + [X]] \leftarrow [X(\text{HI})],$ $[\text{data8} + [X] + 1] \leftarrow [X(\text{LO})]$	
	STX addr16	EXT	3	\$FF	6							$[\text{addr16(HI)}] \leftarrow [X(\text{HI})],$ $[\text{addr16(LO)}] \leftarrow [X(\text{LO})]$	
SUB	SUB A #data8	IMM	2	\$80	2	x	x	x	x	-	-	$[A] \leftarrow [A] - \text{data8}$	Subtract Memory contents from Accumulator
	SUB A addr8	DIR	2	\$90	3							$[A] \leftarrow [A] - [\text{addr8}]$	
	SUB A data8,X	IDX	2	\$A0	5							$[A] \leftarrow [A] - [\text{data8} + [X]]$	
	SUB A addr16	EXT	3	\$B0	4							$[A] \leftarrow [A] - [\text{addr16}]$	
	SUB B #data8	IMM	2	\$C0	2							$[B] \leftarrow [B] - \text{data8}$	
	SUB B addr8	DIR	2	\$D0	3							$[B] \leftarrow [B] - [\text{addr8}]$	
	SUB B data8,X	IDX	2	\$E0	5							$[B] \leftarrow [B] - [\text{data8} + [X]]$	
	SUB B addr16	EXT	3	\$F0	4							$[B] \leftarrow [B] - [\text{addr16}]$	
SWI	SWI	INH	1	\$3F	12	-	-	-	-	-	1	$[[\text{SP}]] \leftarrow [\text{PC(LO)}],$ $[[\text{SP}] - 1] \leftarrow [\text{PC(HI)}],$ $[[\text{SP}] - 2] \leftarrow [X(\text{LO})],$ $[[\text{SP}] - 3] \leftarrow [X(\text{HI})],$ $[[\text{SP}] - 4] \leftarrow [A],$ $[[\text{SP}] - 5] \leftarrow [B],$ $[[\text{SP}] - 6] \leftarrow [\text{SR}],$ $[\text{SP}] \leftarrow [\text{SP}] - 7,$ $[\text{PC(HI)}] \leftarrow [\text{\$FFFA}],$ $[\text{PC(LO)}] \leftarrow [\text{\$FFFB}]$	Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine.
TAB	TAB	INH	1	\$16	2	-	x	x	0	-	-	$[B] \leftarrow [A]$	Transfer A to B
TAP	TAP	INH	1	\$06	2	x	x	x	x	x	-	$[\text{SR}] \leftarrow [A]$	Transfer A to Status Register
TBA	TBA	INH	1	\$17	2	-	x	x	0	-	-	$[A] \leftarrow [B]$	Transfer B to A
TPA	TPA	INH	1	\$07	2	-	-	-	-	-	-	$[A] \leftarrow [\text{SR}]$	Transfer Status Register to A
TST	TST A	ACC	1	\$4D	2	0	x	x	0	-	-	$[A] - 0$	Test the Accumulator
	TST B	ACC	1	\$5D	2							$[B] - 0$	
	TST data8,X	IDX	2	\$6D	7							$[\text{data8} + [X]] - 0$	Test the Memory Location
	TST addr16	EXT	3	\$7D	6							$[\text{addr16}] - 0$	
TSX	TSX	INH	1	\$30	4	-	-	-	-	-	-	$[X] \leftarrow [\text{SP}] + 1$	Move Stack Pointer contents to Index register and increment.
TXS	TXS	INH	1	\$35	4	-	-	-	-	-	-	$[\text{SP}] \leftarrow [X] - 1$	Move Index register contents to Stack Pointer and decrement.
WAI	WAI	INH	1	\$3E	9	-	-	-	-	-	1	$[[\text{SP}]] \leftarrow [\text{PC(LO)}],$ $[[\text{SP}] - 1] \leftarrow [\text{PC(HI)}],$ $[[\text{SP}] - 2] \leftarrow [X(\text{LO})],$ $[[\text{SP}] - 3] \leftarrow [X(\text{HI})],$ $[[\text{SP}] - 4] \leftarrow [A],$ $[[\text{SP}] - 5] \leftarrow [B],$ $[[\text{SP}] - 6] \leftarrow [\text{SR}],$ $[\text{SP}] \leftarrow [\text{SP}] - 7$	Push registers onto Stack, decrement Stack Pointer, end wait for interrupt. If $[I] = 1$ when WAI is executed, a non-maskable interrupt is required to exit the Wait state. Otherwise, $[I] \leq 1$ when the interrupt occurs.