

# 6800 instruction set (6800 assembler)

## Alphabet listing of instructions

ABA	BGE	BPL	CLV	INC	NEG	SBA	SWI
ADC	BGT	BRA	CMP	INS	NOP	SBC	TAB
ADD	BHI	BSR	COM	INX	ORA	SEC	TAP
AND	BIT	BVC	CPX	JMP	PSH	SEI	TBA
ASL	BLE	BVS	DAA	JSR	PUL	SEV	IPA
ASR	BLS	CBA	DEC	LDA	ROL	STA	ISI
BCC	BLT	CLC	DES	LDS	ROR	STS	TSX
BCS	BMI	CLI	DEX	LDX	RTI	STX	TXS
BEQ	BNE	CLR	EOR	LSR	RTS	SUB	WAI

## Decoding table

MSB \ LSB	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0		<u>NOP</u> (INH)					<u>TAP</u> (INH)	<u>TPA</u> (INH)	<u>INX</u> (INH)	<u>DEX</u> (INH)	<u>CLV</u> (INH)	<u>SEV</u> (INH)	<u>CLC</u> (INH)	<u>SEC</u> (INH)	<u>CLI</u> (INH)	<u>SEI</u> (INH)
1	<u>SBA</u> (INH)	<u>CBA</u> (INH)					<u>TAB</u> (INH)	<u>TBA</u> (INH)		<u>DAA</u> (INH)		<u>ABA</u> (ACC)				
2	<u>BRA</u> (REL)		<u>BHI</u> (REL)	<u>BLS</u> (REL)	<u>BCC</u> (REL)	<u>BCS</u> (REL)	<u>BNE</u> (REL)	<u>BEQ</u> (REL)	<u>BVC</u> (REL)	<u>BVS</u> (REL)	<u>BPL</u> (REL)	<u>BMI</u> (REL)	<u>BGE</u> (REL)	<u>BLT</u> (REL)	<u>BGT</u> (REL)	<u>BLE</u> (REL)
3	<u>TSX</u> (INH)	<u>INS</u> (INH)	<u>PUL A</u> (ACC)	<u>PUL B</u> (ACC)	<u>DES</u> (INH)	<u>TXS</u> (INH)	<u>PSH A</u> (ACC)	<u>PSH B</u> (ACC)		<u>RTS</u> (INH)			<u>RTI</u> (INH)		<u>WAI</u> (INH)	<u>SWI</u> (INH)
4	<u>NEG A</u> (ACC)			<u>COM A</u> (ACC)	<u>LSR A</u> (ACC)		<u>ROR A</u> (ACC)	<u>ASR A</u> (ACC)	<u>ASL A</u> (ACC)	<u>ROL A</u> (ACC)	<u>DEC A</u> (ACC)		<u>INC A</u> (ACC)	<u>TST A</u> (ACC)		<u>CLR A</u> (ACC)
5	<u>NEG B</u> (ACC)			<u>COM B</u> (ACC)	<u>LSR B</u> (ACC)		<u>ROR B</u> (ACC)	<u>ASR B</u> (ACC)	<u>ASL B</u> (ACC)	<u>ROL B</u> (ACC)	<u>DEC B</u> (ACC)		<u>INC B</u> (ACC)	<u>TST B</u> (ACC)		<u>CLR B</u> (ACC)
6	<u>NEG</u> (IDX)			<u>COM</u> (IDX)	<u>LSR</u> (IDX)		<u>ROR</u> (IDX)	<u>ASR</u> (IDX)	<u>ASL</u> (IDX)	<u>ROL</u> (IDX)	<u>DEC</u> (IDX)		<u>INC</u> (IDX)	<u>TST</u> (IDX)	<u>JMP</u> (IDX)	<u>CLR</u> (IDX)
7	<u>NEG</u> (EXT)			<u>COM</u> (EXT)	<u>LSR</u> (EXT)		<u>ROR</u> (EXT)	<u>ASR</u> (EXT)	<u>ASL</u> (EXT)	<u>ROL</u> (EXT)	<u>DEC</u> (EXT)		<u>INC</u> (EXT)	<u>TST</u> (EXT)	<u>JMP</u> (EXT)	<u>CLR</u> (EXT)
8	<u>SUB A</u> (IMM)	<u>CMP A</u> (IMM)	<u>SBC A</u> (IMM)		<u>AND A</u> (IMM)	<u>BIT A</u> (IMM)	<u>LDA A</u> (IMM)		<u>EOR A</u> (IMM)	<u>ADC A</u> (IMM)	<u>ORA A</u> (IMM)	<u>ADD A</u> (IMM)	<u>CPX A</u> (IMM)	<u>BSR</u> (REL)	<u>LDS</u> (IMM)	
9	<u>SUB A</u> (DIR)	<u>CMP A</u> (DIR)	<u>SBC A</u> (DIR)		<u>AND A</u> (DIR)	<u>BIT A</u> (DIR)	<u>LDA A</u> (DIR)	<u>STA A</u> (DIR)	<u>EOR A</u> (DIR)	<u>ADC A</u> (DIR)	<u>ORA A</u> (DIR)	<u>ADD A</u> (DIR)	<u>CPX A</u> (DIR)		<u>LDS</u> (DIR)	<u>STS</u> (DIR)
A	<u>SUB A</u> (IDX)	<u>CMP A</u> (IDX)	<u>SBC A</u> (IDX)		<u>AND A</u> (IDX)	<u>BIT A</u> (IDX)	<u>LDA A</u> (IDX)	<u>STA A</u> (IDX)	<u>EOR A</u> (IDX)	<u>ADC A</u> (IDX)	<u>ORA A</u> (IDX)	<u>ADD A</u> (IDX)	<u>CPX A</u> (IDX)	<u>JSR</u> (IDX)	<u>LDS</u> (IDX)	<u>STS</u> (IDX)
B	<u>SUB A</u> (EXT)	<u>CMP A</u> (EXT)	<u>SBC A</u> (EXT)		<u>AND A</u> (EXT)	<u>BIT A</u> (EXT)	<u>LDA A</u> (EXT)	<u>STA A</u> (EXT)	<u>EOR A</u> (EXT)	<u>ADC A</u> (EXT)	<u>ORA A</u> (EXT)	<u>ADD A</u> (EXT)	<u>CPX A</u> (EXT)	<u>JSR</u> (EXT)	<u>LDS</u> (EXT)	<u>STS</u> (EXT)
C	<u>SUB B</u> (IMM)	<u>CMP B</u> (IMM)	<u>SBC B</u> (IMM)		<u>AND B</u> (IMM)	<u>BIT B</u> (IMM)	<u>LDA B</u> (IMM)		<u>EOR B</u> (IMM)	<u>ADC B</u> (IMM)	<u>ORA B</u> (IMM)	<u>ADD B</u> (IMM)			<u>LDX</u> (IMM)	
D	<u>SUB B</u> (DIR)	<u>CMP B</u> (DIR)	<u>SBC B</u> (DIR)		<u>AND B</u> (DIR)	<u>BIT B</u> (DIR)	<u>LDA B</u> (DIR)	<u>STA B</u> (DIR)	<u>EOR B</u> (DIR)	<u>ADC B</u> (DIR)	<u>ORA B</u> (DIR)	<u>ADD B</u> (DIR)			<u>LDX</u> (DIR)	<u>STX</u> (DIR)
E	<u>SUB B</u> (IDX)	<u>CMP B</u> (IDX)	<u>SBC B</u> (IDX)		<u>AND B</u> (IDX)	<u>BIT B</u> (IDX)	<u>LDA B</u> (IDX)	<u>STA B</u> (IDX)	<u>EOR B</u> (IDX)	<u>ADC B</u> (IDX)	<u>ORA B</u> (IDX)	<u>ADD B</u> (IDX)			<u>LDX</u> (IDX)	<u>STX</u> (IDX)
F	<u>SUB B</u> (EXT)	<u>CMP B</u> (EXT)	<u>SBC B</u> (EXT)		<u>AND B</u> (EXT)	<u>BIT B</u> (EXT)	<u>LDA B</u> (EXT)	<u>STA B</u> (EXT)	<u>EOR B</u> (EXT)	<u>ADC B</u> (EXT)	<u>ORA B</u> (EXT)	<u>ADD B</u> (EXT)			<u>LDX</u> (EXT)	<u>STX</u> (EXT)

## Abbreviations:

### 6800 Addressing modes:

#### ACC - Accumulator

In accumulator addressing, either accumulator A or accumulator B is specified. These are 1- byte instructions.

**Ex: ABA** adds the contents of accumulators and stores the result in accumulator A

#### IMM - Immediate

In immediate addressing, operand is located immediately after the opcode in the second byte of the instruction in program memory (except LDS and LDX where the operand is in the second and third bytes of the instruction). These are 2-byte or 3-byte instructions.

**Ex: LDAA #\$25** loads the number (25)<sub>H</sub> into accumulator A

#### DIR - Direct

In direct addressing, the address of the operand is contained in the second byte of the instruction. Direct addressing allows the user to directly address the lowest 256 bytes of the memory, i.e, locations 0 through 255. Enhanced execution times are achieved by storing data in these locations. These are 2-byte instructions.

**Ex: LDAA \$25** loads the contents of the memory address (25)<sub>H</sub> into accumulator A

#### EXT - Extended

In extended addressing, the address contained in the second byte of the instruction is used as the higher eight bits of the address of the operand. The third byte of the instruction is used as the lower eight bits of the address for the operand. This is an absolute address in the memory. These are 3-byte instructions.

**Ex: LDAA \$1000** loads the contents of the memory address (1000)<sub>H</sub> into accumulator A

#### IDX - Indexed

In indexed addressing, the address contained in the second byte of the instruction is added to the index register's lowest eight bits. The carry is then added to the higher order eight bits of the index register. This result is then used to address memory. The modified address is held in a temporary address register so there is no change to the index register. These are 2-byte instructions.

**Ex: LDX #\$1000 or LDAA \$10,X**

Initially, LDX #\$1000 instruction loads 1000<sub>H</sub> to the index register (X) using immediate addressing. Then LDAA \$10,X instruction, using indexed addressing, loads the contents of memory address (10)<sub>H</sub> + X = 1010<sub>H</sub> into accumulator A.

#### INH - Implied (Inherent)

In the implied addressing mode, the instruction gives the address inherently (i.e, stack pointer, index register, etc.). Inherent instructions are used when no operands need to be fetched. These are 1 byte instructions.

**Ex: INX** increases the contents of the Index register by one. The address information is "inherent" in the instruction itself.

**INCA** increases the contents of the accumulator A by one.

**DEC B** decreases the contents of the accumulator B by one.

#### REL - Relative

The relative addressing mode is used with most of the branching instructions on the 6802 microprocessor. The first byte of the instruction is the opcode. The second byte of the instruction is called the *offset*. The offset is interpreted as a *signed 7-bit number*. If the MSB (most significant bit) of the offset is 0, the number is positive, which indicates a forward branch. If the MSB of the offset is 1, the number is negative, which indicates a backward branch. This allows the user to address data in a range of -126 to +129 bytes of the present instruction. These are 2-byte instructions.

**Ex:**

PC	Hex	Label	Instruction
0009	2004		BRA 0FH

## The registers:

<b>A,B</b>	Accumulator
<b>X</b>	Index register
<b>PC</b>	Program Counter
<b>SP</b>	Stack Pointer
<b>SR</b>	Status register

## Statuses shown:

<b>C</b>	Carry status
<b>Z</b>	Zero status
<b>S</b>	Sign status
<b>O</b>	Overflow status
<b>I</b>	Interrupt Mask status
<b>Ac</b>	Auxiliary Carry status

## Symbols in the STATUSES column:

(blank)	operation does not affect status
x	operation affects status
0	flag is cleared by the operation
1	flag is set by the operation

**data8** 8-bit immediate data

**data16** 16-bit immediate data

**addr8** 8-bit direct address

**addr16** 16-bit extended address

**disp** 8-bit signed address displacement

**(HI)** bits 15-8 from 16bit value

**(LO)** bits 7-0 from 16bit value

**[...]** content of ...

**[[...]]** implied addressing (content of [content of ...])

 Logical AND

 Logical OR

 Logical Exclusive-OR

 Data is transferred in the direction of the arrow

MNEMO	SYNTAX	MODE	BYTES	CODE	CYCLES	C	Z	S	O	A <sub>c</sub>	I	SYMBOLIC OPERATION	DESCRIPTION
ABA	ABA	ACC	1	\$1B	2	x	x	x	x	x	-	[A] ← [A] + [B]	Add B to A
ADC	ADC A #data8	IMM	2	\$89	2	x	x	x	x	x	-	[A] ← [A] + data8 + C	Add contents of Memory + Carry Flag to Accumulator
	ADC A addr8	DIR	2	\$99	3							[A] ← [A] + [addr8] + C	
	ADC A data8,X	IDX	2	\$A9	5							[A] ← [A] + [data8 + [X]] + C	
	ADC A addr16	EXT	3	\$B9	4							[A] ← [A] + [addr16] + C	
	ADC B #data8	IMM	2	\$C9	2							[B] ← [B] + data8 + C	
	ADC B addr8	DIR	2	\$D9	3							[B] ← [B] + [addr8] + C	
	ADC B data8,X	IDX	2	\$E9	5							[B] ← [B] + [data8 + [X]] + C	
	ADC B addr16	EXT	3	\$F9	4							[B] ← [B] + [addr16] + C	
ADD	ADD A #data8	IMM	2	\$8B	2	x	x	x	x	x	-	[A] ← [A] + data8	Add Memory contents to the Accumulator
	ADD A addr8	DIR	2	\$9B	3							[A] ← [A] + [addr8]	
	ADD A data8,X	IDX	2	\$AB	5							[A] ← [A] + [data8 + [X]]	
	ADD A addr16	EXT	3	\$BB	4							[A] ← [A] + [addr16]	
	ADD B #data8	IMM	2	\$CB	2							[B] ← [B] + data8	
	ADD B addr8	DIR	2	\$DB	3							[B] ← [B] + [addr8]	
	ADD B data8,X	IDX	2	\$EB	5							[B] ← [B] + [data8 + [X]]	
	ADD B addr16	EXT	3	\$FB	4							[B] ← [B] + [addr16]	
AND	AND A #data8	IMM	2	\$84	2	- x x 0 -	-	-	-	-	-	[A] ← [A] △ data8	Memory contents AND the Accumulator to the Accumulator
	AND A addr8	DIR	2	\$94	3							[A] ← [A] △ [addr8]	
	AND A data8,X	IDX	2	\$A4	5							[A] ← [A] △ [data8 + [X]]	
	AND A addr16	EXT	3	\$B4	4							[A] ← [A] △ [addr16]	
	AND B #data8	IMM	2	\$C4	2							[B] ← [B] △ data8	
	AND B addr8	DIR	2	\$D4	3							[B] ← [B] △ [addr8]	
	AND B data8,X	IDX	2	\$E4	5							[B] ← [B] △ [data8 + [X]]	
	AND B addr16	EXT	3	\$F4	4							[B] ← [B] △ [addr16]	
ASL	ASL A	ACC	1	\$48	2	x x x x -	-	-	-	-	-	C ← 7 6 5 4 3 2 1 0 ← 0	Arithmetic Shift Left. Bit 0 is set to 0. (multiplying by two)
	ASL B	ACC	1	\$58	2								
	ASL data8,X	IDX	2	\$68	7								
	ASL addr16	EXT	3	\$78	6								
ASR	ASR A	ACC	1	\$47	2	x x x x -	-	-	-	-	-	7 6 5 4 3 2 1 0 → C	Arithmetic Shift Right. Bit 7 stays the same.
	ASR B	ACC	1	\$57	2								
	ASR data8,X	IDX	2	\$67	7								
	ASR addr16	EXT	3	\$77	6								
BCC	BCC disp	REL	2	\$24	4	-	-	-	-	-	-	(C == 0) ? {[PC] ← [PC] + disp + 2}	Branch if carry clear
BCS	BCS disp	REL	2	\$25	4	-	-	-	-	-	-	(C == 1) ? {[PC] ← [PC] + disp + 2}	Branch if carry set
BEQ	BEQ disp	REL	2	\$27	4	-	-	-	-	-	-	(Z == 1) ? {[PC] ← [PC] + disp + 2}	Branch if equal to zero
BGE	BGE disp	REL	2	\$2C	4	-	-	-	-	-	-	(S ≤ O == 0) ? {[PC] ← [PC] + disp + 2}	Branch if greater than or equal to zero
BGT	BGT disp	REL	2	\$2E	4	-	-	-	-	-	-	(Z ∨ (S ≤ O) == 0) ? {[PC] ← [PC] + disp + 2}	Branch if greater than zero
BHI	BHI disp	REL	2	\$22	4	-	-	-	-	-	-	(C ∨ Z == 0) ? {[PC] ← [PC] + disp + 2}	Branch if Accumulator contents higher than comparand
BIT	BIT A #data8	IMM	2	\$85	2	- x x 0 -	-	-	-	-	-	[A] △ data8	Memory contents AND the Accumulator, but only Status register is affected.
	BIT A addr8	DIR	2	\$95	3								
	BIT A data8,X	IDX	2	\$A5	5								
	BIT A addr16	EXT	3	\$B5	4								
	BIT B #data8	IMM	2	\$C5	2								
	BIT B addr8	DIR	2	\$D5	3								
	BIT B data8,X	IDX	2	\$E5	5								
	BIT B addr16	EXT	3	\$F5	4								
BLE	BLE disp	REL	2	\$2F	4	-	-	-	-	-	-	(Z ∨ (S ≤ O) == 1) ? {[PC] ← [PC] + disp + 2}	Branch if less than or equal to zero
BLS	BLS disp	REL	2	\$23	4	-	-	-	-	-	-	(C ∨ Z == 1) ? {[PC] ← [PC] + disp + 2}	Branch if Accumulator contents less than or same as comparand
BLT	BLT disp	REL	2	\$2D	4	-	-	-	-	-	-	(S ≤ O == 1) ? {[PC] ← [PC] + disp + 2}	Branch if less than zero
BMI	BMI disp	REL	2	\$2B	4	-	-	-	-	-	-	(S == 1) ? {[PC] ← [PC] + disp + 2}	Branch if minus
BNE	BNE disp	REL	2	\$26	4	-	-	-	-	-	-	(Z == 0) ? {[PC] ← [PC] + disp + 2}	Branch if not equal to zero
BPL	BPL disp	REL	2	\$2A	4	-	-	-	-	-	-	(S == 0) ? {[PC] ← [PC] + disp + 2}	Branch if plus
BRA	BRA disp	REL	2	\$20	4	-	-	-	-	-	-	[PC] ← [PC] + disp + 2	Unconditional branch relative to present Program Counter contents.

BSR	BSR <u>disp</u>	<u>REL</u>	2	\$8D	8	- - - - -	-	$[\text{[SP]}] \leftarrow [\text{PC(LO)}]$ , $[\text{[SP]} - 1] \leftarrow [\text{PC(HI)}]$ , $[\text{SP}] \leftarrow [\text{SP}] - 2$ , $[\text{PC}] \leftarrow [\text{PC}] + \text{disp} + 2$	Unconditional branch to subroutine located relative to present Program Counter contents.
BVC	BVC <u>disp</u>	<u>REL</u>	2	\$28	4	- - - - -	-	$(\text{O} == 0) ?$ $\{\text{[PC}] \leftarrow [\text{PC}] + \text{disp} + 2\}$	Branch if overflow clear
BVS	BVS <u>disp</u>	<u>REL</u>	2	\$29	4	- - - - -	-	$(\text{O} == 1) ?$ $\{\text{[PC}] \leftarrow [\text{PC}] + \text{disp} + 2\}$	Branch if overflow set
CBA	CBA	<u>INH</u>	1	\$11	2	x x x x	-	$[\text{A}] - [\text{B}]$	Compare contents of Accumulators A and B. Only the Status register is affected.
CLC	CLC	<u>INH</u>	1	\$0C	2	0 - - -	-	$\text{C} \leftarrow 0$	Clear the Carry Flag
CLI	CLI	<u>INH</u>	1	\$0E	2	- - - -	0	$\text{I} \leftarrow 0$	Clear the Interrupt flag to enable interrupts
CLR	CLR <u>A</u>	<u>ACC</u>	1	\$4F	2	0 1 0 0 -	-	$[\text{A}] \leftarrow 0$	Clear the Accumulator
	CLR <u>B</u>	<u>ACC</u>	1	\$5F	2			$[\text{B}] \leftarrow 0$	
	CLR <u>data8,X</u>	<u>IDX</u>	2	\$6F	7			$[\text{data8} + \text{[X]}] \leftarrow 0$	
	CLR <u>addr16</u>	<u>EXT</u>	3	\$7F	6			$[\text{addr16}] \leftarrow 0$	
CLV	CLV	<u>INH</u>	1	\$0A	2	- - - 0	-	$\text{O} \leftarrow 0$	Clear the Overflow flag
CMP	CMP <u>A #data8</u>	<u>IMM</u>	2	\$81	2	x x x x -	-	$[\text{A}] - \text{data8}$	Compare the contents of Memory and Accumulator. Only the Status register is affected.
	CMP <u>A addr8</u>	<u>DIR</u>	2	\$91	3			$[\text{A}] - [\text{addr8}]$	
	CMP <u>A data8,X</u>	<u>IDX</u>	2	\$A1	5			$[\text{A}] - [\text{data8} + \text{[X]}]$	
	CMP <u>A addr16</u>	<u>EXT</u>	3	\$B1	4			$[\text{A}] - [\text{addr16}]$	
	CMP <u>B #data8</u>	<u>IMM</u>	2	\$C1	2			$[\text{B}] - \text{data8}$	
	CMP <u>B addr8</u>	<u>DIR</u>	2	\$D1	3			$[\text{B}] - [\text{addr8}]$	
	CMP <u>B data8,X</u>	<u>IDX</u>	2	\$E1	5			$[\text{B}] - [\text{data8} + \text{[X]}]$	
	CMP <u>B addr16</u>	<u>EXT</u>	3	\$F1	4			$[\text{B}] - [\text{addr16}]$	
COM	COM <u>A</u>	<u>ACC</u>	1	\$43	2	1 x x 0 -	-	$[\text{A}] \leftarrow \$FF - [\text{A}]$	Complement the Accumulator
	COM <u>B</u>	<u>ACC</u>	1	\$53	2			$[\text{B}] \leftarrow \$FF - [\text{B}]$	
	COM <u>data8,X</u>	<u>IDX</u>	2	\$63	7			$[\text{data8} + \text{[X]}] \leftarrow \$FF - [\text{data8} + \text{[X]}]$	
	COM <u>addr16</u>	<u>EXT</u>	3	\$73	6			$[\text{addr16}] \leftarrow \$FF - [\text{addr16}]$	
CPX	CPX <u>addr8</u>	<u>DIR</u>	2	\$9C	4	- x x x -	-	$[\text{X(HI)}] - [\text{addr8}]$ , $[\text{X(LO)}] - [\text{addr8} + 1]$	Compare the contents of Memory to the Index Register X
	CPX <u>data8,X</u>	<u>IDX</u>	2	\$AC	6			$[\text{X(HI)}] - [\text{data8} + \text{[X]}]$ , $[\text{X(LO)}] - [\text{data8} + \text{[X]} + 1]$	
	CPX <u>#data16</u>	<u>IMM</u>	3	\$8C	3			$[\text{X(HI)}] - [\text{data16(HI)}]$ , $[\text{X(LO)}] - [\text{data16(LO)}]$	
	CPX <u>addr16</u>	<u>EXT</u>	3	\$BC	5			$[\text{X(HI)}] - [\text{addr16(HI)}]$ , $[\text{X(LO)}] - [\text{addr16(LO)}]$	
DAA	DAA	<u>INH</u>	1	\$19	2	x x x x	-		Decimal Adjust Accumulator A
DEC	DEC <u>A</u>	<u>ACC</u>	1	\$4A	2	- x x x -	-	$[\text{A}] \leftarrow [\text{A}] - 1$	Decrement the Accumulator
	DEC <u>B</u>	<u>ACC</u>	1	\$5A	2			$[\text{B}] \leftarrow [\text{B}] - 1$	
	DEC <u>data8,X</u>	<u>IDX</u>	2	\$6A	7			$[\text{data8} + \text{[X]}] \leftarrow [\text{data8} + \text{[X]}] - 1$	
	DEC <u>addr16</u>	<u>EXT</u>	3	\$7A	6			$[\text{addr16}] \leftarrow [\text{addr16}] - 1$	
DES	DES	<u>INH</u>	1	\$34	4	- - - -	-	$[\text{SP}] \leftarrow [\text{SP}] - 1$	Decrement the Stack Pointer
DEX	DEX	<u>INH</u>	1	\$09	4	- x - -	-	$[\text{X}] \leftarrow [\text{X}] - 1$	Decrement the Index Register X
EOR	EOR <u>A #data8</u>	<u>IMM</u>	2	\$88	2	- x x 0 -	-	$[\text{A}] \leftarrow [\text{A}] \vee \text{data8}$	Memory contents EXLCLUSIVE OR the Accumulator
	EOR <u>A addr8</u>	<u>DIR</u>	2	\$98	3			$[\text{A}] \leftarrow [\text{A}] \vee [\text{addr8}]$	
	EOR <u>A data8,X</u>	<u>IDX</u>	2	\$A8	5			$[\text{A}] \leftarrow [\text{A}] \vee [\text{data8} + \text{[X]}]$	
	EOR <u>A addr16</u>	<u>EXT</u>	3	\$B8	4			$[\text{A}] \leftarrow [\text{A}] \vee [\text{addr16}]$	
	EOR <u>B #data8</u>	<u>IMM</u>	2	\$C8	2			$[\text{B}] \leftarrow [\text{B}] \vee \text{data8}$	
	EOR <u>B addr8</u>	<u>DIR</u>	2	\$D8	3			$[\text{B}] \leftarrow [\text{B}] \vee [\text{addr8}]$	
	EOR <u>B data8,X</u>	<u>IDX</u>	2	\$E8	5			$[\text{B}] \leftarrow [\text{B}] \vee [\text{data8} + \text{[X]}]$	
	EOR <u>B addr16</u>	<u>EXT</u>	3	\$F8	4			$[\text{B}] \leftarrow [\text{B}] \vee [\text{addr16}]$	
INC	INC <u>A</u>	<u>ACC</u>	1	\$4C	2	- x x x -	-	$[\text{A}] \leftarrow [\text{A}] + 1$	Increment the Accumulator
	INC <u>B</u>	<u>ACC</u>	1	\$5C	2			$[\text{B}] \leftarrow [\text{B}] + 1$	
	INC <u>data8,X</u>	<u>IDX</u>	2	\$6C	7			$[\text{data8} + \text{[X]}] \leftarrow [\text{data8} + \text{[X]}] + 1$	
	INC <u>addr16</u>	<u>EXT</u>	3	\$7C	6			$[\text{addr16}] \leftarrow [\text{addr16}] + 1$	
INS	INS	<u>INH</u>	1	\$31	4	- - - -	-	$[\text{SP}] \leftarrow [\text{SP}] + 1$	Increment the Stack Pointer
INX	INX	<u>INH</u>	1	\$08	4	- x - -	-	$[\text{X}] \leftarrow [\text{X}] + 1$	Increment the Index Register X
JMP	JMP <u>data8,X</u>	<u>IDX</u>	2	\$6E	4	- - - -	-	$[\text{PC}] \leftarrow \text{data8} + \text{[X]}$	Jump
	JMP <u>addr16</u>	<u>EXT</u>	3	\$7E	3	- - - -	-	$[\text{PC}] \leftarrow \text{addr16}$	
JSR	JSR <u>data8,X</u>	<u>IDX</u>	2	\$AD	8	- - - -	-	$[\text{[SP]}] \leftarrow [\text{PC(LO)}]$ , $[\text{[SP]} - 1] \leftarrow [\text{PC(HI)}]$ , $[\text{SP}] \leftarrow [\text{SP}] - 2$ , $[\text{PC}] \leftarrow \text{data8} + \text{[X]}$	Jump to Subroutine
	JSR <u>addr16</u>	<u>EXT</u>	3	\$BD	9	- - - -	-	$[\text{[SP]}] \leftarrow [\text{PC(LO)}]$ , $[\text{[SP]} - 1] \leftarrow [\text{PC(HI)}]$ , $[\text{SP}] \leftarrow [\text{SP}] - 2$ , $[\text{PC}] \leftarrow \text{addr16}$	

LDA	LDA A #data8	<u>IMM</u>	2	\$86	2				[A] $\leftarrow$ data8	
	LDA A addr8	<u>DIR</u>	2	\$96	3				[A] $\leftarrow$ [addr8]	
	LDA A data8,X	<u>IDX</u>	2	\$A6	5				[A] $\leftarrow$ [data8 + [X]]	
	LDA A addr16	<u>EXT</u>	3	\$B6	4	-	x	x	[A] $\leftarrow$ [addr16]	
	LDA B #data8	<u>IMM</u>	2	\$C6	2				[B] $\leftarrow$ data8	
	LDA B addr8	<u>DIR</u>	2	\$D6	3				[B] $\leftarrow$ [addr8]	
	LDA B data8,X	<u>IDX</u>	2	\$E6	5				[B] $\leftarrow$ [data8 + [X]]	
	LDA B addr16	<u>EXT</u>	3	\$F6	4				[B] $\leftarrow$ [addr16]	
LDS	LDS addr8	<u>DIR</u>	2	\$9E	4				[SP(HI)] $\leftarrow$ [addr8], [SP(LO)] $\leftarrow$ [addr8 + 1]	
	LDS data8,X	<u>IDX</u>	2	\$AE	6	-	x	x	[SP(HI)] $\leftarrow$ [data8 + [X]], [SP(LO)] $\leftarrow$ [data8 + [X] + 1]	
	LDS #data16	<u>IMM</u>	3	\$8E	3				[SP(HI)] $\leftarrow$ data16(HI), [SP(LO)] $\leftarrow$ data16(LO)	
	LDS addr16	<u>EXT</u>	3	\$BE	5				[SP(HI)] $\leftarrow$ [addr16(HI)], [SP(LO)] $\leftarrow$ [addr16(LO)]	
LDX	LDX addr8	<u>DIR</u>	2	\$DE	4				[X(HI)] $\leftarrow$ [addr8], [X(LO)] $\leftarrow$ [addr8 + 1]	
	LDX data8,X	<u>IDX</u>	2	\$EE	6	-	x	x	[X(HI)] $\leftarrow$ [data8 + [X]], [X(LO)] $\leftarrow$ [data8 + [X] + 1]	
	LDX #data16	<u>IMM</u>	3	\$CE	3				[X(HI)] $\leftarrow$ data16(HI), [X(LO)] $\leftarrow$ data16(LO)	
	LDX addr16	<u>EXT</u>	3	\$FE	5				[X(HI)] $\leftarrow$ [addr16(HI)], [X(LO)] $\leftarrow$ [addr16(LO)]	
LSR	LSR A	<u>ACC</u>	1	\$44	2					
	LSR B	<u>ACC</u>	1	\$54	2	x	x	0	0 $\rightarrow$ <span style="border: 1px solid black; padding: 0 2px;">7 6 5 4 3 2 1 0</span> $\rightarrow$ C	Logical Shift Right. Bit 7 is set to 0. (dividing by two)
	LSR data8,X	<u>IDX</u>	2	\$64	7					
	LSR addr16	<u>EXT</u>	3	\$74	6					
NEG	NEG A	<u>ACC</u>	1	\$40	2				[A] $\leftarrow$ 0 - [A]	
	NEG B	<u>ACC</u>	1	\$50	2	x	x		[B] $\leftarrow$ 0 - [B]	Negate the Accumulator
	NEG data8,X	<u>IDX</u>	2	\$60	7				[data8 + [X]] $\leftarrow$ 0 - [data8 + [X]]	Negate the Memory Location
	NEG addr16	<u>EXT</u>	3	\$70	6				[addr16] $\leftarrow$ 0 - [addr16]	
NOP	NOP	<u>INH</u>	1	\$01	2	-	-	-	-	No Operation
ORA	ORA A #data8	<u>IMM</u>	2	\$8A	2				[A] $\leftarrow$ [A] $\vee$ data8	
	ORA A addr8	<u>DIR</u>	2	\$9A	3				[A] $\leftarrow$ [A] $\vee$ [addr8]	
	ORA A data8,X	<u>IDX</u>	2	\$AA	5				[A] $\leftarrow$ [A] $\vee$ [data8 + [X]]	
	ORA A addr16	<u>EXT</u>	3	\$BA	4	-	x	x	[A] $\leftarrow$ [A] $\vee$ [addr16]	
	ORA B #data8	<u>IMM</u>	2	\$CA	2				[B] $\leftarrow$ [B] $\vee$ data8	
	ORA B addr8	<u>DIR</u>	2	\$DA	3				[B] $\leftarrow$ [B] $\vee$ [addr8]	
	ORA B data8,X	<u>IDX</u>	2	\$EA	5				[B] $\leftarrow$ [B] $\vee$ [data8 + [X]]	
	ORA B addr16	<u>EXT</u>	3	\$FA	4				[B] $\leftarrow$ [B] $\vee$ [addr16]	
PSH	PSH A	<u>ACC</u>	1	\$36	4				[([SP]) $\leftarrow$ [A], [SP] $\leftarrow$ [SP] - 1]	
	PSH B	<u>ACC</u>	1	\$37	4	-	-	-	[([SP]) $\leftarrow$ [B], [SP] $\leftarrow$ [SP] - 1]	Push Accumulator onto the Stack
PUL	PUL A	<u>ACC</u>	1	\$32	4				[SP] $\leftarrow$ [SP] + 1, [A] $\leftarrow$ [([SP])]	
	PUL B	<u>ACC</u>	1	\$33	4	-	-	-	[SP] $\leftarrow$ [SP] + 1, [B] $\leftarrow$ [([SP])]	Pull Data from Stack to Accumulator
ROL	ROL A	<u>ACC</u>	1	\$49	2					
	ROL B	<u>ACC</u>	1	\$59	2	x	x	x	C $\leftarrow$ <span style="border: 1px solid black; padding: 0 2px;">7 6 5 4 3 2 1 0</span> $\leftarrow$ C	
	ROL data8,X	<u>IDX</u>	2	\$69	7					
	ROL addr16	<u>EXT</u>	3	\$79	6					
ROR	ROR A	<u>ACC</u>	1	\$46	2					
	ROR B	<u>ACC</u>	1	\$56	2	x	x	x	C $\rightarrow$ <span style="border: 1px solid black; padding: 0 2px;">7 6 5 4 3 2 1 0</span> $\rightarrow$ C	
	ROR data8,X	<u>IDX</u>	2	\$66	7					
	ROR addr16	<u>EXT</u>	3	\$76	6					
RTI	RTI	<u>INH</u>	1	\$3B	10	x	x	x	[SR] $\leftarrow$ [([SP]) + 1], [B] $\leftarrow$ [([SP]) + 2], [A] $\leftarrow$ [([SP]) + 3], [X(HI)] $\leftarrow$ [([SP]) + 4], [X(LO)] $\leftarrow$ [([SP]) + 5], [PC(HI)] $\leftarrow$ [([SP]) + 6], [PC(LO)] $\leftarrow$ [([SP]) + 7], [SP] $\leftarrow$ [([SP]) + 7]	
									[SP] $\leftarrow$ [([SP]) + 7]	Return from interrupt. Put registers from Stack and increment Stack Pointer.
RTS	RTS	<u>INH</u>	1	\$39	5	-	-	-	[PC(HI)] $\leftarrow$ [([SP]) + 1], [PC(LO)] $\leftarrow$ [([SP]) + 2], [SP] $\leftarrow$ [([SP]) + 2]	Return from subroutine. Pull PC from top of Stack and increment Stack Pointer.
SBA	SBA	<u>INH</u>	1	\$10	2	x	x	x	[A] $\leftarrow$ [A] - [B]	Subtract contents of Accumulator B from those of Accumulator A.
SBC	SBC A #data8	<u>IMM</u>	2	\$82	2				[A] $\leftarrow$ [A] - data8 - C	
	SBC A addr8	<u>DIR</u>	2	\$92	3	x	x	x	[A] $\leftarrow$ [A] - [addr8] - C	
	SBC A data8,X	<u>IDX</u>	2	\$A2	5				[A] $\leftarrow$ [A] - [data8 + [X]] - C	
	SBC A addr16	<u>EXT</u>	3	\$B2	4				[A] $\leftarrow$ [A] - [addr16] - C	

	SBC B #data8	IMM	2	\$C2	2					[B] $\leftarrow$ [B] - data8 - C		
	SBC B addr8	DIR	2	\$D2	3					[B] $\leftarrow$ [B] - [addr8] - C		
	SBC B data8,X	IDX	2	\$E2	5					[B] $\leftarrow$ [B] - [data8 + [X]] - C		
	SBC B addr16	EXT	3	\$F2	4					[B] $\leftarrow$ [B] - [addr16] - C		
SEC	SEC	INH	1	\$0D	2	1	-	-	-	C $\leftarrow$ 1	Set the Carry Flag	
SEI	SEI	INH	1	\$0F	2	-	-	-	-	I $\leftarrow$ 1	Set the Interrupt Flag to disable interrupts	
SEV	SEV	INH	1	\$0B	2	-	-	-	1	O $\leftarrow$ 1	Set the Overflow Flag	
STA	STA A addr8	DIR	2	\$97	4					[addr8] $\leftarrow$ [A]		
	STA A data8,X	IDX	2	\$A7	6					[data8 + [X]] $\leftarrow$ [A]		
	STA A addr16	EXT	3	\$B7	5		-	x	x	[addr16] $\leftarrow$ [A]		
	STA B addr8	DIR	2	\$D7	4					[addr8] $\leftarrow$ [B]		
	STA B data8,X	IDX	2	\$E7	6					[data8 + [X]] $\leftarrow$ [B]		
	STA B addr16	EXT	3	\$F7	5					[addr16] $\leftarrow$ [B]	Store Accumulator in Memory	
STS	STS addr8	DIR	2	\$9F	5					[addr8] $\leftarrow$ [SP(HI)], [addr8 + 1] $\leftarrow$ [SP(LO)]		
	STS data8,X	IDX	2	\$AF	7	-	x	x	0	[data8 + [X]] $\leftarrow$ [SP(HI)], [data8 + [X] + 1] $\leftarrow$ [SP(LO)]		
	STS addr16	EXT	3	\$BF	6					[addr16(HI)] $\leftarrow$ [SP(HI)], [addr16(LO)] $\leftarrow$ [SP(LO)]	Store the Stack Pointer	
STX	STX addr8	DIR	2	\$DF	5					[addr8] $\leftarrow$ [X(HI)], [addr8 + 1] $\leftarrow$ [X(LO)]		
	STX data8,X	IDX	2	\$EF	7	-	x	x	0	[data8 + [X]] $\leftarrow$ [X(HI)], [data8 + [X] + 1] $\leftarrow$ [X(LO)]		
	STX addr16	EXT	3	\$FF	6					[addr16(HI)] $\leftarrow$ [X(HI)], [addr16(LO)] $\leftarrow$ [X(LO)]	Store the Index Register X	
SUB	SUB A #data8	IMM	2	\$80	2					[A] $\leftarrow$ [A] - data8		
	SUB A addr8	DIR	2	\$90	3					[A] $\leftarrow$ [A] - [addr8]		
	SUB A data8,X	IDX	2	\$A0	5					[A] $\leftarrow$ [A] - [data8 + [X]]		
	SUB A addr16	EXT	3	\$B0	4		x	x	x	[A] $\leftarrow$ [A] - [addr16]		
	SUB B #data8	IMM	2	\$C0	2					[B] $\leftarrow$ [B] - data8		
	SUB B addr8	DIR	2	\$D0	3					[B] $\leftarrow$ [B] - [addr8]		
	SUB B data8,X	IDX	2	\$E0	5					[B] $\leftarrow$ [B] - [data8 + [X]]		
	SUB B addr16	EXT	3	\$F0	4					[B] $\leftarrow$ [B] - [addr16]	Subtract Memory contents from Accumulator	
SWI	SWI	INH	1	\$3F	12	-	-	-	-	1	[[SP]] $\leftarrow$ [PC(LO)], [[SP] - 1] $\leftarrow$ [PC(HI)], [[SP] - 2] $\leftarrow$ [X(LO)], [[SP] - 3] $\leftarrow$ [X(HI)], [[SP] - 4] $\leftarrow$ [A], [[SP] - 5] $\leftarrow$ [B], [[SP] - 6] $\leftarrow$ [SR], [SP] $\leftarrow$ [SP] - 7, [PC(HI)] $\leftarrow$ [\$FFFFA], [PC(LO)] $\leftarrow$ [\$FFFBB]	Software Interrupt: push registers onto Stack, decrement Stack Pointer, and jump to interrupt subroutine.
TAB	TAB	INH	1	\$16	2	-	x	x	0	-	[B] $\leftarrow$ [A]	Transfer A to B
TAP	TAP	INH	1	\$06	2	x	x	x	x	-	[SR] $\leftarrow$ [A]	Transfer A to Status Register
TBA	TBA	INH	1	\$17	2	-	x	x	0	-	[A] $\leftarrow$ [B]	Transfer B to A
TPA	TPA	INH	1	\$07	2	-	-	-	-	-	[A] $\leftarrow$ [SR]	Transfer Status Register to A
TST	TST A	ACC	1	\$4D	2						[A] - 0	
	TST B	ACC	1	\$5D	2						[B] - 0	Test the Accumulator
	TST data8,X	IDX	2	\$6D	7	0	x	x	0	-	[data8 + [X]] - 0	
	TST addr16	EXT	3	\$7D	6						[addr16] - 0	Test the Memory Location
TSX	TSX	INH	1	\$30	4	-	-	-	-	-	[X] $\leftarrow$ [SP] + 1	Move Stack Pointer contents to Index register and increment.
TXS	TXS	INH	1	\$35	4	-	-	-	-	-	[SP] $\leftarrow$ [X] - 1	Move Index register contents to Stack Pointer and decrement.
WAI	WAI	INH	1	\$3E	9	-	-	-	-	1	[[SP]] $\leftarrow$ [PC(LO)], [[SP] - 1] $\leftarrow$ [PC(HI)], [[SP] - 2] $\leftarrow$ [X(LO)], [[SP] - 3] $\leftarrow$ [X(HI)], [[SP] - 4] $\leftarrow$ [A], [[SP] - 5] $\leftarrow$ [B], [[SP] - 6] $\leftarrow$ [SR], [SP] $\leftarrow$ [SP] - 7	Push registers onto Stack, decrement Stack Pointer, end wait for interrupt. If [I] = 1 when WAI is executed, a non-maskable interrupt is required to exit the Wait state. Otherwise, [I] $\leftarrow$ 1 when the interrupt occurs.