

# Micro-electronic VHDL language

SCHMITZ Thomas

February 23, 2017



Université  
de Liège

# Contact



SCHMITZ Thomas

mail: T.Schmitz@ulg.ac.be

office: 1.81a

phone: +32 4 366 2706



# Outline I

## 1 Introduction

- Presentation
- Presentation of concepts
- Presentation of tools

## 2 VHDL bases

- Introduction example
- A fundamental difference

## 3 Sequential logic

- Base
- State machine

## 4 Code optimisation

- Speed optimization
- Space optimization
- Power optimization

## 5 Advanced notions

- Clock domain
- Trap to avoid

## 6 Project

## 7 Syntax



## Outline II

- Syntaxe de base
- Déclarations parallèles
- Déclarations séquentielles

8

### Bibliography

## Section 1

### Introduction



# Goals

## Goals

- Reminder of VHDL,
- Differences between simulation and synthesis
- Familiarization with Field Programmable Gate array (FPGA),
- Program FPGA in VHDL language.

2 seances:


Seance 1: VHDL Bases (reminder),

Seance 2: Advanced optimization of VHDL code for FPGA.




## References

VHDL for Programmable Logic [3]



The Designer's Guide to VHDL [1]



[http://www.textfiles.com/bitsavers/pdf/cypress/warp/VHDL\\_for\\_Programmable\\_Logic\\_Aug95.pdf](http://www.textfiles.com/bitsavers/pdf/cypress/warp/VHDL_for_Programmable_Logic_Aug95.pdf)



## Definition

VHDL is a language of **material description** to represent the behavior and the architecture of a digital electronic system. The full name is **VHSIC Hardware Description Language** (VHSIC = Very High Speed Integrated Circuit).

VHDL code:

- can be emulated,
- can be transcribed in a circuit of logical gates .

## Remarks:

- In simulation, the code will be executed sequentially, instruction by instruction.
- During the synthesis process, the circuit described by the code will be implemented by combinatory and/or sequential logic.

## Conclusion

The description of a combinatorial circuit could take several instruction to be executed in simulation but will be executed in one time of propagation in real world.



# Alternatives

Other philosophy: the schematic description (*schematic*)

- Simple,
- Low level,
- High performance .

Nevertheless, this description is not standardized so its is not perennial .

## Remark

We can merge VHDL code and schematic description together.



Base tools:

- Text editor,
- A simulator,
- An analyzer (transformation of VHDL code to logic gates)
- A *Place & Route* (placement and connection of the logical elements in the component).

A lot of software have all theses functionality:

- Xilinx ISE
- Altera Quartus
- Lattice ISP Lever
- Altium Designer
- etc...

## Section 2

### VHDL bases

#### Subsection 1

##### Introduction example



All VHDL program have to be composed by a peer **entity/architecture**.

- Entity: it describes the input output of a component,
- Architecture: it describes the behavior of the component.

It has also need some libraries defining the types and operations of the used signals:


```
1 library ieee ;
2 use     ieee.std_logic_1164.all ;  -- definition of the type bit, bit vector, ...
3 use     ieee.numeric_std.all ;      -- (un)signed operations
4 use     ieee.std_logic_arith.all ;  -- (un)signed operations on vector
```



# Entity

## Declaration

```
1 entity mux41 is port (
2   E0, E1, E2, E3 : in std_logic ;
3   S0, S1         : in std_logic ;
4   O              : out std_logic
5 );
6 end entity mux41;
```



- Declaration of the `mux41` entity
- Declaration of the input/output ports of this entity
- Declaration of the ports type (`in`, `out`, ...)

# Entity

The entity correspond to the external view of the component.



# Entity

## Particularity

- Mode of the input/output (**ports**):


- in: input port,
- out: output port,
- inout: bidirectional port,
- buffer: output port, but the signal can be read for other internal computations.



# Architecture data flow

## Declaration

```
1 architecture mux41_arch of mux41 is
2 begin
3     O <= ((not S0) and (not S1) and E0) or
4         (S0 and (not S1) and E1) or
5         ((not S0) and S1 and E2) or
6         (S0 and S1 and E3);
7 end architecture mux41_arch;
```



## Particularity

An architecture "data flow" describes the behavior of the entity by boolean equation or conditional forms.

## Description of an architecture



The description by data flow could be difficult for complex function, it exists other ways to describes an architecture:


- Structural : as a scheme, some components are instanced and linked by signals.
- Behavioral : The component is described by some sequential instruction in a *process*



# Structural architecture

## Declaration

```
1 architecture mux41_arch of mux41 is
2   signal not_S0, not_S1 : std_logic ;
3   signal X : std_logic_vector (3 downto 0) ;
4 begin
5   inv0 : not1 port map ( S0 , not_S0 ) ;
6   inv1 : not1 port map ( S1 , not_S1 ) ;
7   gate0 : and3
8     port map (not_S0, not_S1, E0, X(0)) ;
9   gate1 : and3
10    port map ( S0, not_S1, E1, X(1)) ;
11   gate2 : and3
12    port map (not_S0, S1, E2, X(2)) ;
13   gate3 : and3
14    port map ( S0, S1, E3, X(3)) ;
15   gate4 : or4
16    port map (X(0), X(1), X(2), X(3), O) ;
17 end architecture mux41_arch ;
```



- Use of existent elements (from libraries or files),
- Interconnection of these elements by `port map`,



# Structural architecture

## Particularity

- This type of architecture uses some existing components. An instance is formed like this:
  - A name: to identify the instance,
  - A component: which is instantiated,
  - Some connections: made by **port map**, indicating how to connect the new element to the others with different signals.



# Behavioral architecture

## Declaration

```
1 architecture mux41_arch of mux41 is
2 begin
3     mux41: process(E0, E1, E2, E3, S0, S1)
4 begin
5     if (S0 = '0' and S1 = '0') then
6         O <= E0 ;
7     elsif (S0 = '1' and S1 = '0') then
8         O <= E1 ;
9     elsif (S0 = '0' and S1 = '1') then
0         O <= E2 ;
1     else
2         O <= E3 ;
3     end if ;
4 end process mux41 ;
5 end architecture mux41_arch ;
```

- declaration of a process `mux41`,
- with its list of sensitivity,
- Description of the process by a list of sequential instructions,
- The use of conditional instructions `if-then-elsif-else`,
- The use of *signal assignment* (`<=`),

## Utility

A behavioral architecture describes the behavior of a system by a list of sequential instruction given in a *process*.



# Behavioral architecture

## Particularity

- This type of architecture needs at least a **process**, which contains:

Name: uniquely identifying the process,


A sensitivity list: identifying the signals that make the process re-evaluated,

An instruction list: used to synthesized the circuit (or sequentially executed during simulation)



# Behavioral architecture

generated circuit



## Observations


The synthesized circuit is different from those generated by the architecture *Data Flow* and *Structural*. Nevertheless the function is identical. In conclusion the synthesized circuit could be different in function of the method of description, the compiler, the used component, etc.



# Behavioral architecture

Particularity

```
1 architecture mux41_arch of mux41 is
2 begin
3   mux41: process(E0, E1, E2, E3, S0, S1)
4   begin
5     if (S1 = '0') then
6       if (S0 = '0') then
7         O <= E0 ;
8       else
9         O <= E1 ;
10      end if ;
11    else
12      if (S0 = '0') then
13        O <= E2 ;
14      else
15        O <= E3 ;
16      end if ;
17    end if ;
18  end process mux41 ;
19 end architecture mux41_arch ;
```



- The way to write the code influence directly the circuit scheme

## Section 2

### VHDL bases

#### Subsection 2

##### A fundamental difference



# Difference between simulation and synthesis

## Synthesis

### Synthesis:

Transformation of the code in base logic:

- multiplexers,
- registers,
- logic gates,
- etc.

The the code can be transformed in a circuit.



# Difference between simulation and synthesis

## Simulation

### Simulation:

the code is compiled, then the instructions are sequentially executed. But the simulation of a digital circuit have some subtlety:

- How to execute several instruction or process in parallel?
- How to manage the affectations?
- How to deal with specific value such as '-' (*Don't care*), 'Z' (*High impedance*) or 'U' (*unknown*)?

## Conclusion

In order to write a code that have the same behavior in simulation and in synthesis, it is important to understand the working of the simulator



# The simulation cycle

## Theory

The simulator operation can be seen as following:

- For each signal we hold two values:
  - ▶ The actual value,
  - ▶ The next value.
- The simulation is executed step by step: all the instructions to be executed in time  $t$  are executed and those for the time  $t + 1$ , etc.
- The processes whose signals have changed in their sensitivity list are executed.
- At each step, the simulator takes into account the actual value of the signals (present time) and computes the next value for those signals (time  $t + 1$ ).
- The value of a signal is **never** modified at present time ( $t$ )
- The (eventual) change of the signal's value will be programmed after an infinitesimal delay  $\delta$  after the present time.
- In the case of many modifications of a signal's value in the same process, they will be a succession of changes for this value spaced by  $\delta$  after the present time. Only the last modification will be taken into account.



# Examples

Illustration of a possible mistake

```
1 entity my_and8 is port(  
2     a : in std_logic_vector ( 7 downto 0 ) ;  
3     x : buffer std_logic  
4 );  
5 end my_and8 ;  
  
6  
7 architecture wont_work of my_and8 is  
8 begin  
9     anding: process(a)  
0         begin  
1             x <= '1' ;  
2                 for i in 7 downto 0 loop  
3                     x <= a(i) and x ;  
4                 end loop ;  
5             end process ;  
6 end architecture wont_work ;
```

This code doesn't work and always give a null output, why ?

- initialization at 0.
- a becomes = '11111111'.
- → evaluation of the process *anding* since a is in its sensitivity list.
- $x \leq '1'$  is evaluated and the transaction ( $x='1'$ ) is recorded for the next step
- unfortunately the loop is executed with the present value of x = 0
- the result of the anding loop will be zero and a transaction  $x \leq 0$  will be register for the next step
- the output will stay at '0'.



# Examples

## Correction

The previous code can be corrected with the introduction of a variable `tmp`:

```
1 entity my_and8 is port(
2     a : in std_logic_vector ( 7 downto 0 ) ;
3     x : buffer std_logic
4 );
5 end my_and8 ;
6
7 architecture will_work of my_and8 is
8 begin
9     anding: process(a)
10    variable tmp : std_logic ;
11    begin
12        tmp := '1' ;
13        for i in 7 downto 0 loop
14            tmp := a(i) and tmp ;
15        end loop ;
16        x <= tmp ;
17    end process ;
18 end architecture will_work ;
```



# Conclusion

It is important to understand how the simulator works to write code that have the right behavior during the synthesis.

## Simulation vs Synthesis

Note that a code which can be synthesized can be simulated but a code of simulation may not be wright for synthesis.

## Reference

See [3], chapter 3.3.5.



## Simulation summary

The simulation process can be seen as:

- Sequential execution of the code.
- At present time  $t$ , each signal eventually record a *transaction* for the time  $t + \delta$ .
- Application of the *transactions* at time  $t + \delta$ .

## Section 3

### Sequential logic

#### Subsection 1

##### Base



# Introduction examples

Flip flop sensitive to the edge (Flip flop D)

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity dff_logic is port(
4     d, clk : in std_logic ;
5     q      : out std_logic
6 );
7 end entity dff_logic ;
8
9 architecture dff_logic_arch of dff_logic is
10 begin
11     process( clk )
12     begin
13         if( clk'event and clk = '1' )
14             then
15                 q <= d ;
16             end if ;
17     end process ;
18 end architecture dff_logic_arch ;
```

- Sensitivity list on `clk`,
- rising edge detecting  
`if( clk'event and clk = '1' )`
- No `else`: the flip flop keep its value.

## Remark

Most of the simulator does not allow an `else` statement after a `if( clk'event and clk = '1' )`. Indeed this construction will be ambiguous since the event is true just for a short moment.



# Examples of introduction

Flip flop sensitive to the value (transparency Latch)

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 entity ff_logic is port(
4     d, clk : in std_logic ;
5     q      : out std_logic
6 );
7 end entity ff_logic ;
8
9 architecture ff_logic_arch of ff_logic is
10 begin
11     process( clk , d )
12     begin
13         if( clk = '1' ) then
14             q <= d ;
15         end if ;
16     end process ;
17 end architecture ff_logic_arch ;
```

- Sensitivity list `clk` and `d`,
- Condition on the `clk` value,(not on the edge anymore),
- no `else`.



# Examples

Flip flop with asynchronous reset

```
1 use ieee.std_logic_1164.all;
2 entity rff_logic is port(
3     d, clk, rst : in std_logic ;
4     q           : out std_logic
5 );
6 end rff_logic;
7
8 architecture rff_logic_arch of rff_logic is
9 begin
10    process ( clk , rst )
11    begin
12        if( rst = '1' ) then
13            q <= '0' ;
14        elsif rising_edge( clk ) then
15            q <= d ;
16        end if ;
17    end process;
18 end architecture rff_logic_arch ;
```

- Function `rising_edge()`,
- Reset in the sensitivity list,
- asynchronous reset (priority to reset operation) ,
- for synchronous reset , put it after the `rising_edge()` operation



# Exemples introductifs

wait

The use of `wait`:

```
1 architecturedff_logic_arch2 ofdff_logic is
2 begin
3     process begin
4         wait until (clk = '1') ;
5         q <= d ;
6     end process ;
7 end architecturedff_logic_arch2 ;
```

it works if `wait until()` is the first instruction of the process, so it is impossible to make a asynchronous reset with the `wait` clause.

## Subsection 2

### State machine



# Introduction

The conception of a state machine needs the following step

- State diagram,
- Transformation of the state diagram into binary code,
- Optimization with Karnaugh table,
- => Boolean equations.

With the VHDL we can make it more easily:


- State machine,
- => Code.



## Several ways to encode a state machine

A state machine can be represented as follow:

- A function that compute the next state (NS),
- A function that compute the outputs (O),
- A memory (M), that keeps the current state.



1 process:  $(NS + M + O)$ ,


2 process:  $M + (NS + O); O + (NS + M)$ ,

3 process:  $NS + M + O$ .



## Example

Model of a student:



- States of the students : Sleep, Study, Success, Depress, Party, Fail
- Input signals :
  - ▶ Teacher : gives a exam.
  - ▶ students needs : need to study, need to sleep, need to go to a party.
  - ▶ Clock of the system : one activity per day.



# Example

3 process

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity student is port(
5     professor : in std_logic ;
6     need      : in std_logic_vector( 1 downto 0 ) ;
7     day       : in std_logic ;
8     stud_out  : out std_logic_vector( 2 downto 0 )
9 );
10 end entity student ;
11
12 architecture student_arch of student is
13 type student_state is (Sleep, Party, Study, Depress,
14 Success, Fail) ;
15
16 constant Exam : std_logic := '1';
17 constant Sleep : std_logic_vector( 1 downto 0 ) := "00" ;
18 constant Study : std_logic_vector( 1 downto 0 ) := "01" ;
19 constant Party : std_logic_vector( 1 downto 0 ) := "10" ;
20
21 signal present_state : student_state := Sleep ;
22 signal next_state     : student_state := Sleep ;
23
24 begin
25
26     First process (compute next state, combinatorial)
27     next_state_calc : process( professor , need, present_state )
28     begin
29         case present_state is
30
31             when Repos =>
32                 next_state <= Sleep ;
33                 if professor = Exam then
34                     next_state <= Fail ;
35                 else
36                     if need = Study then
37                         next_state <= Study ;
38                     elsif need = Party then
39                         next_state <= Party ;
40                     end if ;
41                 end if ;
42
43             when Party =>
44                 next_state <= Sleep ;
45                 if professor = Exam then
46                     next_state <= Fail ;
47                 else
48                     if need = Study then
49                         next_state <= Study ;
50                     elsif need = Party then
51                         next_state <= Party ;
52                     end if ;
53                 end if ;
54
55         end case;
56     end process next_state_calc;
57
58     present_state <= next_state;
59
60 end architecture student_arch;
```



# Example

3 process

```
52      when Study =>
53          next_state <= Sleep ;
54      if professor = Exam then
55          next_state <= Success ;
56      else
57          if need = Study then
58              next_state <= Study ;
59          elseif need = Party then
60              next_state <= depress ;
61          end if ;
62      end if ;

64      when depress =>
65          next_state <= depress ;
66      if professor = Exam then
67          next_state <= Success ;
68      else
69          if need = Study then
70              next_state <= Study ;
71          elseif need = Party then
72              next_state <= Party ;
73          end if ;
74      end if ;

76      when Fail =>
77          next_state <= Party ;


79      when Success =>
80          next_state <= Party ;

82          end case ;
83      end process next_state_calc ;
84
85      -- Second process
86      -- (update current state, sequential)
87      update: process( day )
88      begin
89          if (day/event) then
90              present_state <= next_state ;
91          end if;
92      end process update ;
93
94      -- Third process (implicit)
95      -- (compute output, combinatorial)
96      with present_state select
97          stud_out <= "001" when Sleep,
98                      "010" when Party,
99                      "011" when Study,
100                     "100" when depress,
101                     "101" when Success,
102                     "110" when Fail,
103                     "111" when others ;
104
105 end architecture student_arch ;
```



# Example

## Simulation



## Legend:

- stud\_out:**
- 1 - Sleep
  - 2 - Party
  - 3 - Study
  - 4 - Depress
  - 5 - Success
  - 6 - Fail
- need:**
- 0 - Sleep
  - 1 - Study
  - 2 - Party



# Example

## Simulation

### Remarks:

- The modification of the current state is triggered on a transition of the signal day.
- 2 process (the third one is implicit but could be put in a process sensitive to the `present_state`).
- On the last simulation example, the student change its need too fast, only the last need is taken into account.

# Conclusions



## Other ways to do the same:

- Update of the outputs in the case statement,
- Process update integrated in the process of next step computation (with a change in the list of sensitivity)
- You will find a code example for a FIR in VHDL here

## Section 4

### Code optimisation

#### Subsection 1

##### Speed optimization

## Reference



Advanced FPGA Design: Architecture, Implementation, and Optimization [?]





## Several possibilities of optimization

Throughput: The number of treated bits per second.

Latency: duration between input time and output time a given data

Timing: Duration of the propagation delay in the combinatory circuit. Constrain the speed of the clock.

The *timings* are the combinatorial delays between two registers. The critical path is the path with the longest delay, it will fix the maximum frequency clock.



## Example

We take the following example:

```
1 XPower = 1 ;  
2 for( i = 0 ; i < 3 ; i++ )  
3   XPower = X * XPower ;
```

### Iterative algorithm:

- The same variable is used for all the iterations,
- New data cannot come-in until the end of the computation of the current data.




## Example

```
1 architecture iterativ of power3 is
2   signal ncount : integer := 0;
3   begin
4
5     calculus : process(clk, start)
6       variable intermediate : std_logic_vector(0 to 15);
7     begin
8       if (rising_edge(clk)) then
9         if (start = '1') then
10           XPower <= X;
11           ncount <= 2;
12         elsif (finished = '0') then
13           ncount <= ncount - 1;
14           intermediate := XPower * X;
15           XPower <= intermediate(0 to 7);
16         end if;
17       end if;
18       finished <= '1' when (ncount = 0) else '0';
19     end process calculus;
20   end architecture;
```



# Example



**Speed:**

Throughput: 8/3 bits / clock

Latency: 3 clocks

Timing : A multiplier on the critical path



## Goal

This type of optimization aims to treat the bigger number of data per second independently of the input/output/delay

### key notions:

**Pipeline:** data are treated in several steps allowing new input data at each rising edge of the clock,

**unrolling loop:** algorithm to obtain pipelined code from classic code.




# Throughput increase

```
1 architecture pipelined_arch of power3 is
2
3     variable X1 : std_logic_vector (0 to 7);
4     variable X2 : std_logic_vector (0 to 7);
5     variable power2 : std_logic_vector (0 to 15);
6
7 begin
8     calculus : process(clk, start)
9     variable I : std_logic_vector (0 to 15);
0     begin
1         if (rising_edge(clk)) then
2             if (start = '1') then
3                 -- Pipeline Stage 1
4                 X1 <= X;
5                 -- Pipeline Stage 2
6                 X2 <= X1;
7                 Power2 <= X1 * X1;
8                 -- Pipeline Stage 3
9                 I := X2 * Power2(0 to 7);
0                 power3 <= I(0 to 7);
1             end if;
2         end if;
3     end process calculus;
4 end architecture pipelined_arch;
```



# Throughput increase



## Speed:

Throughput: 8bits / clock

Latency: 3 clocks

Timing: One multiplier on the critical path

clk	X	X1	X2	Power2	Power3
0	d1	U	U	U	U
1	d2	d1	U	U	U
2	d3	d2	d1	$d1*d1$	U
3	d4	d3	d2	$d2*d2$	$d1*d1*d1$
4	d5	d4	d3	$d3*d3$	$d2*d2*d2$



## Throughput increase

The loop has been *unrolled*, each step can be performed without waiting the end of an other task.

- Better Throughput,
- More resources are used (space),

### Rule

Unroll a loop increase the throughput with a factor  $n$  to the detriment of an increase of the surface with a factor  $n$ .



## Goal

Minimize the input output duration

### Key notions:

Parallelism: Shorten path by making several paths

Deleting registers: deleting pipeline.




# Latency optimization

```
1 architecture latency of power3 is
2
3 begin
4
5 calculus : process(X)
6 variable I1, X1, X2 : std_logic_vector(0 to 7);
7 variable I2, I3 : std_logic_vector(0 to 15);
8
9 begin
10    I1 := X;
11    X1 := X;
12
13    X2 := X1;
14    I2 := I1 * X1;
15
16    I3 := I2(0 to 7) * X2;
17    power3 <= I3(0 to 7);
18 end process calculus;
19 end architecture;
```



# Latency optimization



Speed:

Throughput: 8bits / clock

Latency: 2 multiplier propagation delay, 0 clocks

Timing : 2 multiplier on the critical path



# Latency optimization

All the register have been deleted

- Lower latency.
- Increase timing.

## Rule

The latency can be reduced by suppressing pipelines and registers but the combinatorial delay increases.



## Goal

This type of optimization aims to increase the maximal frequency clock by reducing the length of combinatorial logic between two registers.

## Key notions:

$$F_{max} = \frac{1}{T_{clk \rightarrow q} + T_{logic} + T_{routing} + T_{setup} - T_{skew}}$$

$T_{clk \rightarrow q}$ : delay between the clock and the output of a register  $Q$ ,


$T_{logic}$ : Combinatorial delay,

$T_{routing}$ : routing propagation delay between the different logical elements,

$T_{setup}$ : minimum setup time (stability of the input  $D$ ),

$T_{skew}$ : Propagation delay between the clock and the registers.

# Tiling reduction



different methods are available to reduce these delays



# Timing reduction

**Adding registers:** A maximum of pipeline.

*Example:* In a Fir filter, execution of the code in one rising edge of the clock:

```
if(rising_edge(clk)) then
    X1 <= X;
    X2 <= X1;
    Y <= A*X + B*X1 + C*X2;
end if;
```

In this FIR a register is added between the product terms and the sum:

```
if(rising_edge(clk)) then
    X1 <= X;
    X2 <= X1;
    prod1 <= A*X;
    prod2 <= B*X1;
    prod3 <= C*X2;
end if;
Y <= prod1 + prod2 + prod3;
```

## Rule

Adding register enhance the combinatorial delay by splitting the critical path into several shorter critical paths.

# Timing reduction



**Parallelism:** Cutting one critical path into several path with a shorter critical path.

*Example:* With the power example, we can represent our X data as a set of two subset:

$$X = \{A, B\}$$

with  $A$  the MSB and  $B$  the LSB. We have:

$$X * X = \{A, B\} * \{A, B\} = \{(A * A), (2 * A * B), (B * B)\}$$

$$X * X = \{(A << 4) + B\} * \{(A << 4) + B\} = \{(A * A) << 8 + (2 * A * B) << 4 + (B * B)\}$$

Where each element can be calculated in parallel.

We have more multiplier but smaller (4bits and not 8).

## Rule

Splitting function in smaller function allows to increase parallelism and thus to minimize the timing of each paths



# Timing reduction

**Priority encoder:** If the signals are mutually exclusives take it into account!

*Example:* Mux example:

```
if (ctrl(0) = '1') then rout(0) <= in;  
elsif (ctrl(1) = '1') then rout(1) <= in;  
elsif (ctrl(2) = '1') then rout(2) <= in;  
elsif (ctrl(3) = '1') then rout(3) <= in;  
end if;
```

Logic gates are added to modelize the priority implied in the structure `if...elsif`. But we can write  
:

```
if (ctrl(0) = '1') then rout(0) <= in; end if;  
if (ctrl(1) = '1') then rout(1) <= in; end if;  
if (ctrl(2) = '1') then rout(2) <= in; end if;  
if (ctrl(3) = '1') then rout(3) <= in; end if;
```

## Rule

Deleting the priority where is it possible allow to reduce the complexity of the combinatorial logic.

# Timing reduction



## Reference

Learn more in [2]!

## Subsection 2

### Space optimization



Plusieurs optimisations possibles:

- Réutiliser les ressources au maximum,
- Diminuer la surface utilisée par une opération,
- Utiliser les *ressources spéciales* du FPGA (RAM, multiplicateur, etc).



## Objectif

Faire l'opération inverse utilisée précédemment pour utiliser moins d'éléments, au prix d'un débit plus faible.

### Notions clés:

- Connaître les ressources dédiées d'un composant.
- Essayer de reformuler le problème.



# Enrouler les pipelines

Soit un multiplicateur, qui ne serait pas implémenté via un module DSP:

```
architecture simple of mult is
begin
    calculus : process (clk)
begin
    if (rising_edge(clk)) then
        product <= A * B;
    end if;
end process;
end architecture;
```

## Ressources utilisées:

Fonctions combinatoires: 103

Registres: 16

Eléments logiques: 103



# Enrouler les pipelines

Version plus lente, mais utilisant des accumulateurs:

```
architecture small of mult is
begin
calculus : process(clk, start)
variable multcounter : unsigned(2 downto 0);
variable adden : std_logic;
variable shiftA : unsigned(15 downto 0) := 0;
variable shiftB : unsigned(7 downto 0);
begin
adden := shiftB(0) AND (NOT done);
done <= multcounter(0) AND multcounter(1) AND multcounter(2);
if (rising_edge(clk)) then
  if (start = '1') then multcounter := "000";
  elsif (done = '0') then multcounter := multcounter + 1;
  end if;

  if (start = '1') then shiftB := B; — Shift for B
  else
    shiftB(6 downto 0) := shiftB(7 downto 1);
    shiftB(7)          := '0';
  end if;

  if (start = '1') then shiftA(7 downto 0) := A; — Shift for A
  else
    shiftA(15 downto 1) := shiftA(14 downto 0);
    shiftA(0)           := '0';
  end if;

  if (start = '1') then product <= "0000000000000000";
  elsif (adden = '1') then product <= product + shiftA;
  end if;
end if;
end process;
end architecture;
```

## Ressources utilisées:

Fonctions combinatoires: 45

Registres: 43

Eléments logiques: 45



## Objectif

Utilisation de logique supplémentaire pour permettre une réutilisation des ressources.

## Notions clés:

- Utilisation d'une machine d'état
- Utilisation de signaux de contrôle



# Réutilisation des ressources

Prenons l'exemple d'un filtrage de type FIR:

$$y = A * X[0] + B * X[1] + C * X[2]$$

En l'état, utilisation de 3 multiplicateurs et d'une somme.

Possibilité d'utiliser un seul multiplicateur:

- Utilisation d'une machine d'état
- Les multiplications sont réalisées séquentiellement



## Objectif

Utilisation de ressources identiques pour des fonctions complètement différentes

### Notions clés:

- Détection de ressources partageables,
- Crédit de ressources génériques




Les compteurs sont utilisés dans de multiples programmes. Soient les deux compteurs suivants:

- Comptage sur 8 bits pour diviser la fréquence d'une horloge,
- Comptage sur 11 bits pour la génération d'un signal PWM

Il est possible de coder un compteur commun qui sera utilisé simultanément par les deux entités.




# Partage des ressources





# Partage des ressources





## Objectif

Utiliser au maximum les ressources dédiées d'un FPGA, telles que les multiplicateurs, RAM, etc

## Notions clés:

- Connaître les limites du matériel (présence de *set* ou de *reset*, asynchrone ou non?)
- Particulièrement vrai lors de l'utilisation de mémoire vive!
- Utilisation des plugins offerts (Altera: MegaWizard)

## Subsection 3

### Power optimization



La puissance dissipée dans un circuit CMOS peut être calculée via la formule exprimant le courant de charge des circuits capacitifs:

$$I = V \times C \times f$$

$$P = V \times I$$

$V$ : Tension d'alimentation, elle est fixée par le fabricant,

$C$ : La capacité,

$f$ : La fréquence.

On a donc deux possibilités d'action (en supposant  $V$  fixé):

- Diminuer la fréquence d'horloge,
- Diminuer la capacité en diminuant le nombre de portes ou parties de circuit pilotées par le signal d'horloge.

# Réduction de la puissance



Autres remarques:

- Réduire le temps de montée/descente des signaux aux entrées du FPGA,
- Ne JAMAIS laisser d'entrées flottantes.
- Ne pas diminuer **V** en dessous de la valeur préconisée.
- Utilisation de "Dual-edge triggered flip-flops" (seulement si présents de base).



# Contrôle d'horloge

La manière la plus simple est de désactiver des parties de circuit: on parle de "*Clock Control*". Deux possibilités:

- Utilisation du "*Clock Enable*" des flips-flops ou d'un *Multiplexeur global*,
- Utilisation de "*Clock Gating*" (Utiliser de la logique pour contrôler l'horloge).

## Règle


La meilleure manière de réduire la puissance consommée est de désactiver l'horloge dans les modules non-utilisés, via les ressources dédiées du FPGA.



# Contrôle d'horloge

Utiliser le "*Clock Gating*" est une très mauvaise solution:

- Introduction de délai d'horloge (*skew*).
- Et donc possibilité de violation de timing (voir section suivante).
- Possibilité de "fly-through" si  $dL < dG$ .



## Section 5

### Advanced notions

#### Subsection 1

##### Clock domain



# Introduction

FPGA are generic component, they need to be interfaced with other components such as:

- Processors,
- Memories,
- ...

Often these components have their own frequency clock, we have to be sure that the data are well transmitted between them.

## Definition

A "*Clock Domain*" is a part of the FPGA working at the same frequency clock.




# Introduction

Several types of problems can occur when we transit data/signals between two clock domains:

No repeatability: errors depend of the relatives delay between the two clocks,

No simulation: the simulation of timing is difficult since we have only max min delay in the datasheet,






# Origin of the problem

2 words

Timing Violation





## Origin of problem

When a timing problem occurs, we can have meta-stability:

- no valid tension in a Flip Flop,
- Unknown output during a period of the clock (theoretically an infinity).


Several solutions:

- Phase control,
- Double Flip-Flop,
- FIFO



## Principle

A special circuit capable of synchronized two clocks that are a multiple of each other.





# Double Flip-flop

## Principle


Use a cascade of two FF in order to reduce the probability of meta-stability.

```
1  dff : process (clk)
2  begin
3      if (risingedge(clk) then
4          ff1 <= input;
5          ff2 <= ff1;
6      end if;
7  end process;
```



## Principle

Use of an asynchronous FIFO receiving data from one clock domain and transmitting them to an other.



## Subsection 2

Trap to avoid



# Introduction

- Priority encoder,
- Loop,
- Variable VS Signal,
- *Inferred Latch.*



# Priority encoding


## Rules

To describe a priority encoding, chose a structure of type **if-elsif-else**

```
1 architecture priority of tree is
2 begin
3
4 proc : process (clk)
5 begin
6   if (rising_edge(clk)) then
7     if ( ctrl_in = "00" ) then data_out <= data_in(0);
8     elsif ( ctrl_in = "01" ) then data_out <= data_in(1);
9     elsif ( ctrl_in = "10" ) then data_out <= data_in(2);
0     elsif ( ctrl_in = "11" ) then data_out <= data_in(3);
1     end if;
2   end if;
3 end process;
4 end architecture;
```



# Priority encoding



# Priority encoding



## Attention

Chose a structure of type **if-elsif-else** and not a succession of **if**, if not, the compiler will chose an arbitrary order.

```
1 architecture bad of tree is
2 begin
3
4 proc : process (clk)
5 begin
6   if (rising_edge(clk)) then
7     if ( ctrl_in = "00) then data_out <= data_in(0); end if;
8     if ( ctrl_in = "01") then data_out <= data_in(1); end if;
9     if ( ctrl_in = "10") then data_out <= data_in(2); end if;
10    if ( ctrl_in = "11") then data_out <= data_in(3); end if;
11  end if;
12 end process;
13 end architecture ;
```



# Non priority encoding


## Rules

To describe a non priority encoding, use a succession of **if**, or a structure of type **case-select**

```
1 architecture parallel of tree is
2 begin
3
4 proc : process(clk)
5 begin
6     if (rising_edge(clk)) then
7         case ctrl_in is
8             when "00" => data_out <= data_in(0);
9             when "01" => data_out <= data_in(1);
0             when "10" => data_out <= data_in(2);
1             when "11" => data_out <= data_in(3);
2         end case;
3     end if;
4 end process;
5 end architecture;
```



## Non priority encoding





# For loop


## Rules

Don't use loop **for** to make algorithm iterations unless the right bound of the loop is a constant.

```
1 architecture bad of loop_prob is
2 begin
3
4 calculus : process(clk)
5     variable intermediate : unsigned(15 downto 0);
6     variable i : integer;
7
8 begin
9     if(rising_edge(clk)) then
10        for i in 0 to to_integer(N) loop
11            intermediate := Power * X;
12            Power <= intermediate(7 downto 0);
13        end loop;
14    end if;
15    end process;
16 end architecture;
```



## Boucles for



Warning (11792): VHDL warning at loop\_prob.vhd(26): right bound of range must be a constant




# For loop

The problem could be avoid in this way :

```
1 architecture good_of_loop_prob is
2 begin
3
4     calculus : process (clk)
5     variable i : unsigned(7 downto 0);
6     variable intermediate : unsigned(15 downto 0);
7
8     begin
9         if (rising_edge(clk)) then
10            if (start = '1') then
11                Power <= X;
12                i := (others => '0');
13                Done <= '0';
14            elsif (i < N) then
15                Intermediate := Power * X;
16                Power <= Intermediate(7 downto 0);
17            else
18                Done <= '1';
19            end if;
20        end if;
21
22    end process;
23 end architecture;
```



# Boucles for






# Inferred Latch

## Rule

Always complete all the possibilities in a structure **if-else**, otherwise a register will be used to maintain the previous value of the signal.

```
1 architecture inf of inferred is
2 begin
3
4 proc : process(clk, data_in)
5 begin
6     if (clk = '1') then
7         data_out <= data_in;
8     end if;
9 end process;
0
1 end architecture;
```



Warning (10631): VHDL Process Statement warning at inferred.vhd(18): inferring latch(es) for signal or variable "data\_out", which holds its previous value in one or more paths through the process

## Section 6

### Project



## Goals

To be familiarized with:

- The creation of a simple electronic circuit,
- VHDL language.

Le projet consistera en la réalisation d'un code tournant sur les cartes **DE0-nano**



# Timing

Three steps:

25 March: Short Report:

- Description in 5 rows of the project,
- Description of the structure of the code,
- Needed materials.

1 Mai : Final report

- Code VHDL,
- Schematic circuit,
- Explanations code and structure.

Session : Demonstration in the lab R100

- Date fixed at the beginning of the session,
- Oral presentation around 10-15 minutes.

## Attention

Titre du fichier envoyé : ELEN0037Projet(ou PreProjet)\_JDaniels\_WLawson\_BLabel

# Advices



- Don't forget you write a circuit not a program
- Don't forget how simulator works (sequential)

# Stuck ?



- Example code Mux41 and Fir filter
- Learn VHDL on youtube
- VHDL code examples
- VHDL tutorials

Good work!

## Section 7

### Syntax



## Fondamental

- A l'extérieur d'un processus, les instructions/processus s'exécutent en parallèle
- A l'intérieur d'un processus, les instructions s'exécutent séquentiellement lors de la simulation, ou afin de décrire le circuit sous-jacent
- Ainsi, certaines instructions sont plus spécifiques à une description parallèle, telles que les instructions de choix:  
*Si une variable vaut **x**, alors une autre variable vaudra **y***  
Ce genre d'instruction peut être exécutée en parallèle puisque on peut vérifier cette phrase à tout moment.
- En revanche, certaines instructions sont plus spécifiques à une description séquentielle:  
*Une variable vaut **x**, puis si une autre variable change, alors elle vaudra **y***  
Ne peut pas s'exécuter en permanence puisqu'elle attend des changements.
- Les instructions plus spécifiques parallèle peuvent se trouver aussi dans les processus.

## Subsection 1

### Syntaxe de base



# Syntaxe de base

Fonction	Exemple ou règle
Commentaires	<p><i>-- Commentaire sur une ligne</i></p> <p><b>entity reg4 is -- Déclaration de l'entité</b></p>
Identificateurs	<ul style="list-style-type: none"><li>• Caractères alphabétiques, chiffres ou underscores</li><li>• Doit démarrer avec un caractère alphabétique</li><li>• Ne peut se terminer avec un underscore</li><li>• Ne peut contenir deux underscores successifs</li><li>• Insensible à la casse (sauf pour les énumérations de type littéral);</li></ul>
Mots réservés	<ul style="list-style-type: none"><li>• <b>and, or, nor, etc...</b></li><li>• <b>if, else, elsif, for, etc...</b></li><li>• <b>entity, architecture, etc...</b></li></ul>

Fonction	Exemple ou règle
Nombres	<p>Real literal: 0, 23, 2E+4, etc...</p> <p>Integer literal: 23.1, 42.7, 2.9E-3, etc...</p> <p>Base literal: 2#1101#, 8#15#, 10#13#, 16#D#, etc...</p> <p>Underscore: 2_867_918, 2#0010_1100_1101#</p>
Caractères et chaînes	<p>'A' — <i>caractère</i></p> <p>"A string" — <i>Chaîne de caractères</i></p> <p>"A string in a ""A string"". "</p> <p>B"0100011" — <i>Chaîne binaire</i></p> <p>X"9F6D3" — <i>Chaîne hexadécimale</i></p> <p>5B#11# = B"00011" — <i>Chaîne à taille fixe</i></p>



## Définition

Métalangage permettant de décrire avec précision la syntaxe d'un langage comme le VHDL.

Fonction	Exemple ou règle
Définition: <code>←</code>	Affectation <code>&lt;= nom_variable := expression;</code>
Optionnel: <code>[ ]</code>	Fonction <code>&lt;= nom_fonction [ (arguments) ];</code>
0 ou plus: <code>{}</code>	<pre> Déclaration_de_process &lt;=     process is         { définition_process }     begin         { déclarations }     end process;   </pre>
Répétition: <code>...</code>	<pre> Déclaration_case &lt;=     case expression is         déclaration         ...     end case;   </pre>
liste: <code>{"delimiteur" ...}</code>	<code>Liste_identificateurs &lt;= identificateur {, ...}</code>
Ou: <code> </code>	<code>mode &lt;= in   out   inout</code>



# Constantes

## Syntaxe

```
constant identificateur {, ...} : sous-type [ := expression ]
```

## Exemples:

```
1 constant number_of_bytes : integer := 4;  
2 constant number_of_bits : integer := 8*number_of_bytes;  
3 constant size_limit , count_limit : integer := 255;  
4 constant prop_delay : time := 3ns;
```

## Usage:

- Similaire aux déclarations préprocesseur en C.
- Pratique pour rendre le code lisible.



# Variables

## Syntaxe

```
variable identificateur {, ...} : sous-type [ := expression ]
```

```
variable_à_assigner <= nom := expression;
```

## Exemples:

```
1 variable number_of_bytes : integer := 4;
2 variable size_limit , count_limit : integer := 255;
3 variable prop_delay : time := 3ns;
4 ...
5 number_of_bytes := 2;
6 number_of_bits := number_of_bytes * 8;
```

## Usage:

- Similaire aux variables C, à l'intérieur d'un processus.
- L'affectation d'une valeur à une variable prend effet immédiatement.
- Pas de signification physique.
- Ne peut être déclarée et accessible que dans un process.



## Attention!

Différent d'une affectation de signal! La variable est modifiée tout de suite, le signal entraîne une modification future!

## Attention!

Une variable n'a pas de signification physique, et n'est en général pas synthétisable. Les variables sont souvent utilisées comme indices de boucles.



# Type

## Syntaxe

```
type identificateur is type_definition;  
subtype identificateur is subtype_definition;
```

```
type_definition <= range expression (to | downto) expression;  
subtype_definition <= type [range expression (to | downto ) expression]
```

## Exemples:

- 1 type players is range 0 to 4;
- 2 type days is 0 to 7;
- 3 subtype bit\_index is integer range 31 downto 0;

## Usage:

- Contraindre des constantes, variables, etc, à certaines valeurs.
- Très utile pour la lisibilité du code.

## Remarque

- On peut déclarer des types avec des entiers ou des flottants.
- La valeur par défaut est la première déclarée (plus petite si to, plus grande si downto).



# Type

## Enumérations

### Syntaxe

```
type identificateur is type_definition ;  
  
type_definition <= ((identificateur | caractère) {, ...}) ;
```

### Exemples:

```
1 type player is (Player1, Player2, Player3, CPU)  
2 type days is (Mon, Tue, Wed, Thu, Fri, Sat, Sun)  
3 ...  
4 variable today : days;  
5 today := Mon;
```

### Usage:

- Facilité de lecture du code.
- Optimisation.

### Remarque

- Il s'agit d'un type mais avec des noms, donc ce qui s'applique aux types s'applique aux énumérations également.



# Types

## Prédéfinis

Booléens: `type boolean is ( false , true );`

Bits: `type bits is ('0', '1');`

std\_ulogic: ou std\_logic

```
1 type std_ulogic is ( 'U',      -- Uninitialized
2                      'X',      -- Forcing Unknown
3                      '0',      -- Forcing 0
4                      '1',      -- Forcing 1
5                      'Z',      -- High Impedance
6                      'W',      -- Weak Unknown
7                      'L',      -- Weak 0
8                      'H',      -- Weak 1
9                      '_');    -- Don't care
```

Caractères: `type character is (nul, soh, ' ', '*', '1', 'A', ...) ;`

## Remarque

Pour le type `std_logic`, il convient d'inclure une librairie:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
```



# Types

## Tableaux

### Syntaxe

```
array_def <= array (discrete_range {, ...}) of elements  
discrete_range <= discrete | expression (to | downto) expression
```

### Exemples:

```
1 type word is array (0 to 31) of std_logic;  
2 ...  
3 type controller_state is ( initial , idle , active , error );  
4 type state_counts is array ( controller_state range idle to error ) of natural;  
5 ...  
6 variable buffer : word;  
7 ...  
8 buffer (0) := '0';
```



# Types

Tableaux - multidimensionnels

## Exemple:

```
1 type table16x8 is array(0 to 15, 0 to 7) of std_logic;
2 constant 7seg: table16x8 := (
3     "00111111", -- 0
4     "00000110", -- 1
5     "01011011", -- 2
6     "01001111", -- 3
7     "01100110", -- 4
8     "01101101", -- 5
9     "01111101", -- 6
0     "00000111", -- 7
1     "01111111", -- 8
2     "01101111", -- 9
3     "01110111", -- A
4     "01111100", -- B
5     "00111001", -- C
6     "01011110", -- D
7     "01111001", -- E
8     "01110001"); -- F
```



# Types

Tableaux - agrégats

## Syntaxe

```
aggregate <= (([ choix =>] expression ) {, ...})
```

## Exemples:

```
1 type point is array (1 to 3) of real;
2 constant origine : point := (0.0, 0.0, 0.0);
3 variable view_point : point := (10.0, 20.0, 0.0);
4 variable view_point : point := (1 => 10.0, 2 => 20.0, 3 => 0.0);
5
6 variable coeff : coeff_array := (0 => 1.6, 1=> 2.3, 2 => 1.6, 3 to 63 => 0.0);
7 variable coeff : coeff_array := (0 => 1.6, 1=> 2.3, 2 => 1.6, others => 0.0);
8 variable coeff : coeff_array := (others=> 0.0);
```

## Usage:

- Stockage de données prédéfinies.

## Remarque:

- Autre utilisation possible: assignation de plusieurs signaux en une instruction.  
 $(z\_flag, n\_flag, v\_flag, c\_flag) <= flag\_reg;$



# Types

Tableaux – non contraints

## Syntaxe

```
array((type range <>) {, ...}) of elements;
```

## Exemples:

```
1 type sample is array (natural range <>) of integer;  
2 variable short_sample_buf : sample(0 to 63);
```

## Usage:

- Déclaration de nombreux tableaux identiques mais de tailles différentes.
- Facilite la lecture du code.

## Remarque:

- Il faut **toujours** préciser la taille dans l'affectation, puisqu'elle est inconnue à priori.



# Types

Tableaux - ports I/O

## Exemple:

```
1 architecture behavioral of and_multiple is
2 begin
3     and_reducer: process (i) is
4         variable result : bit ;
5     begin
6         result := '1' ;
7         for index in i'range loop
8             result := result and i( index ) ;
9         end loop ;
10        y <= result ;
11    end process and_reducer ;
12 end architecture behavioral ;
```

## Usage:

- Création de blocs génériques, pouvant supporter différentes tailles d'entrées/sorties.



# Records

## Syntaxe

```
record
  ( identifier {, ...} : subtype_indication; )
  {...}
end record [ identifier ]
```

## Exemple:

```
1 type time_stamp is record
2   seconds : integer range 0 to 59;
3   minutes : integer range 0 to 59;
4   hours   : integer range 0 to 23;
5 end record time_stamp;
6
7 variable sample_time : time_stamp := current_time;
8
9 sample_hour := sample_time.hours;
0 current_time.seconds := clock mod 60;
```

## Usage:

- Définition de types plus complexes, similaire au `typedef` en C.



# Assertions

## Syntaxe

```
assert condition [ report expression ] [ severity expression ]
```

```
type severity_level is (note, warning, error, failure);
```

## Exemples:

```
assert buffer_size /= SIZEMAX
```

```
  report "buffer full"
```

```
  severity warning;
```

```
...
```

```
assert buffer_size <= SIZEMAX
```

```
  report "buffer error"
```

```
  severity failure;    -- should not happen!
```

## Usage:

- Affiche un message lors de la simulation, lorsque la condition évaluée est fausse.
- Debug, vérification.

## Remarque:

- Par défaut, la sévérité vaut *error*.



# Attributs

Un attribut fournit une information sur un élément:

- Entité,
- Architecture,
- Type,
- Tableau,
- ...

Les attributs disponibles dépendent de l'élément sur lequel ils portent.



# Attributs

de types

## Syntaxe:

T'left	valeur de gauche
T'right	valeur de droite
T'low	valeur minimale
T'high	valeur maximale
T'ascending	vrai si les valeurs de T sont croissantes
T'image(x)	chaine représentant la valeur de x
T'value(s)	la valeur de T représentée par s



# Attributs

de tableaux

## Syntaxe:

A'left(N)	borne gauche
A'right(N)	borne droite
A'low(N)	valeur minimale
A'high(N)	valeur maximale
A'range(N)	variation maximale d'index
A'downrange(N)	variation maximale d'index
A'length(N)	taille du tableau
A'ascending	vrai si les index de A sont croissantes
A'element	sous type des éléments

## Remarque:

- $N$  représente la dimension étudiée.



# Attributs

de signaux

## Syntaxe:

<code>S'delayed(T)</code>	signal S décalé de T
<code>S'stable(T)</code>	vrai si S a été stable pendant T
<code>S'quiet(T)</code>	vrai si S a été stable depuis T
<code>S'transaction</code>	vrai si il y a eu une transaction sur S
<code>S'event</code>	vrai si il y a un évènement sur S au pas de simulation présent
<code>S'active</code>	vrai si il y a une transaction sur S au pas de simulation présent
<code>S'last_event</code>	temps depuis le dernier évènement
<code>S'last_active</code>	temps depuis la dernière transaction
<code>S'last_value</code>	dernière valeur avant le dernier évènement

## Remarque:

- Beaucoup de ces attributs sont utilisés pour des vérifications de *timing*.



# Opérateurs

## Syntaxe

<b>and, or, nand, nor, xor, xnor, not</b>	— logiques
<b>+, -, &amp;</b>	— additifs
<b>*, /, mod, rem</b>	— multiplicatifs
<b>abs, **</b>	— divers
<b>&lt;=, :=</b>	— assignation
<b>=&gt;</b>	— association
<b>sll, srl, sla, sra, rol, ror</b>	— décalages
<b>=, /=, &lt;, &lt;=, &gt;, &gt;=</b>	— relations

## Exemples:

```
1 X(1) <= (a(3) and not(s(1)) and not (s(0))
2           or (b(3) and not(s(1)) and s(0))
3           or (c(3) and s(1) and not(s(0)))
4           or (d(3) and s(1) and s(0));
5 bit_vector <= bit_vector sll 2;
```

## Remarques:

- Il n'y a pas de précédence des opérateurs en VHDL (pas de priorité par défaut).
- L'usage des parenthèses est donc obligatoire pour éviter des erreurs de compilation.

## Subsection 2

### Déclarations parallèles



# Condition with-select-when

## Syntaxe

```
with select_expression select
    nom <= {expression when value,
              expression when value;
```

## Exemple:

```
1 with S select
2   O <= E0 when "00",
3   O <= E1 when "01",
4   O <= E2 when "10",
5   O <= E3 when others;
```

## Usage:

- Affectation d'un signal, soumise aux valeurs d'un signal de sélection.

## Remarque:

- Modélise typiquement un multiplexeur.
- Les différents choix doivent être mutuellement exclusifs, et tous représentés!



# Condition when-else

## Syntaxe

```
nom <= {expression when condition else}  
        expression;
```

## Exemple:

```
1 result <= (a - b) when (mode = subtract) else (a + b);
```

## Usage:

- Assignation d'un signal, soumise à différentes conditions.

## Attention

Les différentes conditions ne sont pas forcément mutuellement exclusives. Ainsi, si plusieurs conditions sont validées, la première rencontrée aura priorité. Dès lors, faites attention à l'écriture de votre code, qui pourrait être implémenté différemment que prévu dans ces cas particuliers (voir par exemple encodeur prioritaire)!

Voir [3] 167 – 172.

## Subsection 3

### Déclarations séquentielles



# Condition if-then-else

## Syntaxe

```
if condition then
    sequence_of_statements
{ elif condition then
    sequence_of_statements}
[ else
    sequence_of_statements]
end if;
```

## Exemple:

```
1  if (S0 = '0' and S1 = '0') then O <= E0;
2  elsif (S0 = '1' and S1 = '0') then O <= E1;
3  elsif (S0 = '0' and S1 = '1') then O <= E2;
4  elsif (S0 = '1' and S1 = '1') then O <= E3;
5  else O <= '4';
6  end if;
```

## Usage:

- Choix simple ou série de choix simples



# Condition case-when

## Syntaxe

```
case expression is
  {when condition => sequence_of_statements}
end case;
```

condition <= identifier | expression | discrete\_range | others  
discrete\_range <= expression (to|downto) expression

## Exemples:

```
1 case S is
2   when "00" => O <= E0;
3   when "01" => O <= E1;
4   when "10" => O <= E2;
5   when "11" => O <= E3;
6   when others => O <= '-';
7 end case;
```

```
1 case day is
2   when Mon to Wed =>
3     O <= '1';
4   when Sun downto Fri =>
5     O <= '0';
6   when others =>
7     O <= 'Z';
8 end case;
```

## Usage:

- Choix multiples sur un signal.



# Boucles

## Syntaxe

```
[loop_label :] loop
  {sequence_of_statements}
end loop [loop_label];
```

```
[loop_label :] while condition
  loop
    {sequence_of_statements}
end loop [loop_label];
```

```
[loop_label :] for
  identificateur in
  discrete_range loop
    {sequence_of_statements}
end loop [loop_label];
```

discrete\_range <= expression (to|downto) expression

```
exit [when condition];
next [when condition];
```

## Usage

- Les différentes boucles peuvent toute effectuer la même chose,
- mais un choix judicieux du type de boucle permet un code plus concis et lisible.
- **exit** permet de quitter la boucle.
- **next** permet de passer à l'itération suivante, sans exécuter les instructions qui suivent.




# Boucles

## Exemples

### Compteur modulo 16 avec reset

```
Library IEEE;
Use    IEEE.std_logic_1164.all;
entity counter is
  port (clk, reset:  in std_logic;
        count:       out integer);
end entity counter;
```

```
architecture behavior of counter is
begin
  incrementer: process is
    variable count_value : integer := 0;
  begin
    count <= count_value;
    loop
      loop
        wait until clk = '1' or reset = '1';
        exit when reset = '1';
        count_value := (count_value + 1) mod 16;
        count <= count_value;
      end loop;
      count_value := 0;
      count <= count_value;
      wait until reset = '0';
    end loop;
  end process incrementer;
end architecture behavior;
```





# Boucles

## Exemples

### Décodeur 3-8

```
Library IEEE;
Use    IEEE.std_logic_1164.all;
entity dec38 is
  port( E0, E1, E2:  in std_logic;
        S:         out std_logic_vector (7 downto 0));
end entity dec38;

architecture behavior of dec38 is
begin
  process (E0, E1, E2)
  variable N : integer;
  begin
    N := 0;
    if E0 = '1' then N := N+1; end if;
    if E1 = '1' then N := N+2; end if;
    if E2 = '1' then N := N+4; end if;

    S <= "00000000";
    for I in 0 to 7 loop
      if I = N then
        S(I) <= '1';
      end if;
    end loop;
  end process;
end behavior;
```

# Bibliographie I



-  P.J. Ashenden.  
*The Designer's Guide to VHDL.*  
Systems on Silicon Series. Morgan Kaufmann, 2008.
-  Steve Kilts.  
*Advanced FPGA Design: Architecture, Implementation, and Optimization.*  
Wiley-IEEE Press, 2007.
-  K. Skahill and J. Legenhausen.  
*VHDL for programmable logic.*  
Electrical engineering/digital desing. Addison-Wesley, 1996.